Java processor: Difference between revisions

Revision as of 21:53, 6 November 2009

Latest revision as of 01:09, 21 July 2025

(46 intermediate revisions by 38 users not shown)

Line 1:

{{Short description|Processor using Java bytecode as its instruction set}}

A '''Java processor''' is the implementation of the [[Java Virtual Machine]] (JVM) in hardware.

A '''Java processor''' is the implementation of the [[Java virtual machine]] (JVM) in hardware. In other words, the [[Java bytecode]] that makes up the instruction set of the abstract machine becomes the instruction set of a concrete machine. These were the most popular form of a [[high-level language computer architecture]], and were "an attractive choice for building embedded and real-time systems that are programmed in Java".<ref name=Binder>{{cite book |last1=Binder |first1=Walter |last2=Schoeberl |first2=Martin |last3=Moret |first3=Philippe |last4=Villazon |first4=Alex |title=2008 Fifth International Conference on Quantitative Evaluation of Systems |chapter=Cross-Profiling for Embedded Java Processors |date=September 2008 |pages=287–296 |doi=10.1109/QEST.2008.39|isbn=978-0-7695-3360-5 |s2cid=16966639 }}</ref> However, as of 2017, embedded Java is no longer common and no realtime Java chip vendors exist.<ref>{{cite web |title=Systronix Home |url=http://www.systronix.com/ |website=www.systronix.com |access-date=6 June 2022 |archive-url=https://web.archive.org/web/20170818062055/http://www.systronix.com/ |archive-date=18 August 2017}}</ref>

In other words the [[bytecode]]s that make up the instruction set of the abstract machine become the instruction set of a concrete machine.

== Implementations ==

UpThere toare nowseveral only a fewresearch Java processors aretested on [[Field-programmable gate array|FPGA]], availableincluding:

*[[picoJava]] was the first attempt to build a Java processor, by [[Sun Microsystems]]. toIts buildsuccessor apicoJava-II Javawas processorfreely available under the [[Sun Community Source License]],<ref name=Binder/> and is still available from some archives.

*{{Proper name|jHISC}}<ref>{{Cite journal| doi = 10.1016/j.micpro.2005.12.007| title = A Java processor with hardware-support object-oriented instructions| year = 2006| last1 = Yiyu | first1 = T.| last2 = Wanyiu | first2 = L.| last3 = Chihang | first3 = Y.| last4 = Li | first4 = R.| last5 = Fong | first5 = A.| journal = Microprocessors and Microsystems| volume = 30| issue = 8| pages = 469 }}</ref> provides hardware support for object-oriented functions

*[http://www.ajile.com/ aJ100], [http://www.ajile.com/index.php?option=com_content&task=view&id=66&Itemid=98 aJ102] and [http://www.ajile.com/index.php?option=com_content&task=view&id=67&Itemid=99 aJ200] from aJile. Available on boards from [http://jstamp.systronix.com/ Systronix]

*[[Java Optimized Processor]]<ref>{{Cite journal| first1 = M.| title = A Java processor architecture for embedded real-time systems| last1 = Schoeberl| journal = Journal of Systems Architecture| volume = 54| issue = 1–2| pages = 265–286| year = 2008 | doi = 10.1016/j.sysarc.2007.06.001| citeseerx = 10.1.1.68.8757}}</ref> for [[FPGA]]s. A PhD thesis is [https://web.archive.org/web/20120204093123/http://www.jopdesign.com/thesis/index.jsp available], and it has been used in several commercial applications.<ref name=Binder/> In 2019 it was extended to be energy aware (EAJOP).<ref>{{cite book |last1=Tewary |first1=Manish |last2=Malik |first2=Avinash |last3=Salcic |first3=Zoran |last4=Biglari-Abhari |first4=Morteza |chapter=An Energy Efficient Embedded Processor for Hard Real-Time Java Applications |title=Architecture of Computing Systems – ARCS 2019 |series=Lecture Notes in Computer Science |date=2019 |volume=11479 |pages=281–292 |doi=10.1007/978-3-030-18656-2_21|isbn=978-3-030-18655-5 |s2cid=153311249 |hdl=2292/62302 |hdl-access=free }}</ref>

*[http://www.imsystech.com/ Cjip] from Imsys Technologies. Available on boards and with wireless radios from [http://www.avidwireless.com/site/AVIDdirector.htm AVIDwireless]<ref>

"Imsys hedges bets on Java: [[microcode#Writable_control_stores | rewritable-microcode]] chip has instruction sets for Java, Forth, C/C++"]

Some commercial implementations included:

* The aJile processor was the most successful [[ASIC]] Java processor.<ref name=Binder/>

* Cjip from Imsys Technologies. Available on boards and with wireless radios from AVIDwireless<ref>"Imsys hedges bets on Java: [[microcodeMicrocode#Writable_control_storesWritable control store| rewritable-microcode]] chip has instruction sets for Java, Forth, C/C++"]

by Tom R. Halfhill

[http://www.imsystech.com/press_room/press_archive/press_micro_p_report.pdf] {{Webarchive|url=https://web.archive.org/web/20081119232421/http://www.imsystech.com/press_room/press_archive/press_micro_p_report.pdf|date=2008-11-19}}</ref>

* [[ARM9E|ARM926EJ-S]] iswas an ARM processor able to run javaJava bytecode, this technology being named ''[[Jazelle]]''.

</ref>

*[http://ipr.ira.uka.de/komodo/komodoEng.html Komodo] is a multithreaded Java microcontroller for research on real-time scheduling

*[http://www.inf.ufrgs.br/~lse/ FemtoJava] is a research project to build an application specific Java processor

*[[ARM9E|ARM926EJ-S]] is an ARM processor able to run java bytecode

*[[Java Optimized Processor]]<ref>{{cite doi|10.1016/j.sysarc.2007.06.001}}</ref> for [[FPGA]]s. A PhD thesis is [http://www.jopdesign.com/thesis/index.jsp available]

*[http://shap.inf.tu-dresden.de/ SHAP] bytecode processor from the TU Dresden

*[http://www.ee.cityu.edu.hk/~hisc/architecture.html jHISC] provides hardware support for object-oriented functions, as described in a [http://dx.doi.org/10.1016/j.micpro.2005.12.007 Microprocessors and Microsystems] article

*[http://www.vivaja.com/ ObjectCore] is a multicore Java processor designed by [http://www.vivaja.com/ Vivaja Technologies].

==See also==

{{reflist}}

* [[Java Card]]

==References==

[[Category:Java virtual machine]]

{{Reflist}}

[[deCategory:Java-Prozessor virtual machine]]

[[Category:High-level language computer architecture]]