Content deleted Content added
moved research section; MIPS MT is barrel processing |
→Research Topics: generalize the statement |
||
Line 16:
===Research Topics===
the list of ready-to-run threads to execute next as well as maintain the read-to-run and stalled thread lists.
An important topic are the different thread priority schemes that can be used by the scheduler.
Line 22:
Another area of research is what type of events should cause a thread switch - cache misses, inter-thread communication,
[[Direct memory access|DMA]] completion, etc.
===Block Multi-threading===
|