Hybrid-core computing: Difference between revisions

Revision as of 16:25, 2 November 2009

Latest revision as of 07:10, 8 April 2021

(31 intermediate revisions by 14 users not shown)

Line 1:

{{Short description|Set architecture}}

{{Userspace draft|date=November 2009}}

'''Hybrid-core''' iscomputing is the technique of extending a commodity [[instruction set architecture (ISA)]] (e.g. [[x86]]) with application-specific instructions to accelerate application performance. It is a form of [[heterogeneous computing]]<ref>Heterogeneous whereinProcessing: multiplea computationalStrategy unitsfor (i.e.Augmenting graphicsMoore's processingLaw". unitLinux (GPU)),Journal or1/2/2006. customhttp://www.linuxjournal.com/article/8368</ref> accelerationwherein logicasymmetric (application-specificcomputational integrated circuit ([[ASIC]]) or field-programmable gate array ([[FPGA]]))units coexist with a "commodity" processor.

Hybrid-core processing differs from general heterogeneous computing<ref>Heterogeneous Processing: a Strategy for Augmenting Moore's Law". Linux Journal. Retrieved 2007-10-03.</ref> in that the computational units share a common logical address space, are cache coherent and an executable the is composed of a single instruction stream—in essence a contemporary [[coprocessor]]. The instruction set of a hybrid-core computing system contains instructions that can be dispatched either to the host instruction set or to the application-specific hardware.<ref>"Convey Computer Corp. "The Convey HC-1 Computer Architecture Overview"</ref>

'''Hybrid-core''' is is the technique of extending a commodity instruction set architecture (ISA) (e.g. [[x86]]) with application-specific instructions to accelerate application performance. It is a form of [[heterogeneous computing]] wherein multiple computational units (i.e. graphics processing unit (GPU)), or custom acceleration logic (application-specific integrated circuit ([[ASIC]]) or field-programmable gate array ([[FPGA]])) coexist with a "commodity" processor.

Typically, hybrid-core computing is best deployed where the predominance of computational cycles are spent in a few identifiable kernels, as is often seen in [[high-performance computing]] applications. Acceleration is especially pronounced when the kernel's logic maps poorly to a sequence of commodity processor instructions, and/or maps well to the application-specific hardware.

Hybrid-core processing differs from general heterogeneous computing<ref>Heterogeneous Processing: a Strategy for Augmenting Moore's Law". Linux Journal. Retrieved 2007-10-03.</ref> in that the computational units share a common logical address space, are cache coherent and an executable the is composed of a single instruction stream—in essence a contemporary [[coprocessor]]. The instruction set contains instructions that can be dispatched either to the host instruction set or to the application-specific hardware.<ref>"Convey Computer Corp. "The Convey HC-1 Computer Architecture Overview"</ref>

Typically, hybrid-core computing is used to accelerate applications beyond what is currently physically possible with off-the-shelf processors (i.e., to circumvent obstacles such as the memory-wall and power-wall), or to reduce power & cooling costs in a data center by reducing computational footprint.

Hybrid-core computing is used to accelerate applications beyond what is currently physically possible with off-the-shelf processors, or to lower power & cooling costs in a data center by reducing computational footprint. (i.e., to circumvent obstacles such as the power/density challenges faced with today's commodity processors).<ref>"New Microarchitecture Challenges in the Coming Generations of CMOS Process Technologies," Fred Pollack, Director of Microprocessor Research Labs http://research.ac.upc.edu/HPCseminar/SEM9900/Pollack1.pdf</ref>

== References ==

<!--- See [[Wikipedia:Footnotes]] on how to create references using <ref></ref> tags which will then appear here automatically -->

{{Reflist}}

[[Category:Computer Architecturesarchitecture]]

<!--- Categories --->

[[Category:Computer Architectures]]

{{computer-hardware-stub}}