Content deleted Content added
No edit summary |
Closing stale February merge proposal; uncontested objection(s) and no support; see Talk:Simple programmable logic device#Merger proposal |
||
(28 intermediate revisions by 21 users not shown) | |||
Line 1:
{{moreref|date=November 2012}}
A '''simple programmable logic device''' ('''SPLD''') is a [[programmable logic device]] with complexity below that of a [[complex programmable logic device|complex programmable logic device (CPLD)]].
The term commonly refers to devices such as [[read-only memory|ROM]]s, [[programmable array logic|PAL]]s, [[programmable logic array|PLA]]s and [[generic array logic|GAL]]s.
== Basic
Simple programmable logic devices (SPLD) are the simplest, smallest and least-expensive forms of programmable logic devices. SPLDs can be used in boards to replace
They typically comprise 4 to 22 fully connected macrocells. These macrocells
Most SPLDs use either fuses or non-volatile memory cells ([[EPROM]], [[EEPROM]],
These devices are also known as:
Line 18 ⟶ 17:
* Programmable logic arrays (PLA)
* Field-programmable logic arrays (FPLA)
* Programmable logic devices (PLD)
== Advantages
PLDs are often used for address decoding, where they have several clear advantages over the 7400-series TTL parts that they replaced:
One chip requires less board area, power, and wiring than several do.
The design inside the chip is flexible, so a change in the logic does not require any rewiring of the board. Rather, simply replacing one PLD with another part that has been programmed with the new design can alter the decoding logic.
==References==
{{cite book
|url= https://www.safaribooksonline.com/library/view/introduction-to-digital/9780470900550/chap1-sec007.html
|first= Mohammed |last= Ferdjallah
|date= 2011
|title= Introduction to Digital Systems: Modeling, Synthesis, and Simulation Using VHDL
|isbn= 9780470900550
|publisher= John Wiley & Sons
|website= Safari Books online
}}
▲ * Simple Programmable Logic Devices (SPLDs)
[[Category:Gate arrays]]
|