Flow to HDL: Difference between revisions

Revision as of 09:23, 21 February 2016

Latest revision as of 12:24, 7 January 2023

(4 intermediate revisions by 4 users not shown)

Line 6:

== Applications ==

Most applications are ones which take too long with existing supercomputer architectures. These include bioinfomaticsbioinformatics, [[Computational fluid dynamics|CFD]], financial processing and oil and gas survey data analysis. Embedded applications that require high performance or real-time data processing are also an area of use. [[System-on-a-chip]] design can also be done using this flow.

== Examples ==

*Xilinx System Generator from [http://www.Xilinx.com/ Xilinx]

*StarBridge VIVA from defunct <s>[http://www.starbridgesystems.com/ StarBridge Systems]</s>

*Nimbus from defunct <s>[http://www.exsedia.com/ Exsedia]</s>

== External links ==

*[http://www.cse.clrc.ac.uk/disco/publications/FPGA_overview_2.0.pdf]{{dead link|date=October 2017 |bot=InternetArchiveBot |fix-attempted=yes }} an overview of flows by Daresbury Labs.

*[https://web.archive.org/web/20070216180902/http://www.xilinx.com/products/design_tools/logic_design/advanced/esl/index.htm] Xilinx's ESL initiative, some products listed and C to VHDL tools.

== See also ==

{{Commons category|Flow to HDL}}

* [[ASIC|Application Specific Integrated Circuit]] (ASIC)

* [[C to HDL]]

Line 31 ⟶ 30:

* [[Handel-C]]

* [[Icarus Verilog]]

* [[JHDL]]

* [[Lustre (programming language)]]

* [[MyHDL]]