Interface logic model: Difference between revisions

Revision as of 15:20, 31 December 2021

Latest revision as of 11:31, 20 March 2023

(2 intermediate revisions by 2 users not shown)

Line 2:

{{Technical|section|date=October 2013}}

{{refimprove|date=August 2018}}

{{Orphan|date=March 2011}}

}}

In [[electronics]], the '''Interfaceinterface Logiclogic Modelmodel''' ('''ILM''') is a technique to model blocks in hierarchal [[VLSI]] implementation flow. It is a gate level [[Model (science)|model]] of a physical block where only the connections from the [[input (computer science)|input]]s to the first stage of flip-flops, and the connections from the last stage of [[Flip-flop (programming)|flip-flops]] to the outputs are in the model, including the flip-flops and the [[clock tree]] driving these flip-flops. All other internal flip-flop to flip-flop paths are stripped out of the ILM.

The advantage of ILM is that the entire path (clock to clock path) is visible at top level for [[interface (computing)|interface]] nets, unlike traditional block-based hierarchal implementation flow. This gives better accuracy in analysis for interface nets at negligible additional [[computer memory|memory]] and [[run time (program lifecycle phase)|runtime]] overhead.