Timing Library Format: Difference between revisions

Content deleted Content added

Revision as of 08:38, 7 December 2022 edit FulltimeSloth (talk \| contribs) 11 edits m Fix broken link (point to archive.org) ← Previous edit		Latest revision as of 21:44, 18 June 2023 edit undo Citation bot (talk \| contribs) Bots 5,864,994 edits Alter: url. URLs might have been anonymized. Add: archive-date, archive-url. \| Use this bot. Report bugs. \| Suggested by Josve05a \| Linked from User:Josve05a/cite/wayback \| #UCB_webform_linked 411/1365
(One intermediate revision by one other user not shown)
Line 1: '''Timing Library Format''' (abbreviated '''TLF''') is a file format used by [[electronic design automation]] tools. A TLF file is a [[text file]] in nature<ref>{{cite web\|url=~~https://web.archive.org/web/20210506174636/~~https://www.ee.virginia.edu/~mrs8n/soc/SynthesisTutorials/ct_tlfref.pdf\|title=Timing Library Format Reference\|date=October 2000\|accessdate=6 May 2021\|publisher=[[Cadence Design Systems]]\|archive-url=https://web.archive.org/web/20210506174636/https://www.ee.virginia.edu/~mrs8n/soc/SynthesisTutorials/ct_tlfref.pdf \|archive-date=2021-05-06 }}</ref> and contains timing and logical information about a collection of cells ([[circuit element]]s). The TLF file contains information on the timing and power parameters of the cell library. It is used to determine delays of [[I/O port]]s and interconnects of the final design. Line 7: [[Category:Computer file formats]] [[Category:EDA file formats]]