Signoff (electronic design automation): Difference between revisions

Revision as of 23:56, 3 August 2023

Latest revision as of 07:37, 9 October 2023

Line 1:

{{Short description|Verification stages of electronic designs that must pass before manufacture}}

{{Use American English|date = April 2019}}

In the [[electronic design automation|automated]] design of [[integrated circuit]]s, '''signoff''' (also written as '''sign-off''') checks is the collective name given to a series of verification steps that the design must pass before it can be [[Tape-out|taped out]]. This implies an iterative process involving incremental fixes across the board using one or more check types, and then retesting the design. There are two types of sign-off's: [[front-end sign-off]] and [[back-end sign-off]]. After back-end sign-off, the chip goes to fabrication. After listing out all the features in the specification, the verification engineer will write coverage for those features to identify bugs, and send back the RTL design to the designer. Bugs, or defects, can include issues like missing features (comparing the layout to the specification), errors in design (typo and functional errors), etc. When the coverage reaches a maximum% percentage then the verification team will sign it off. By using a methodology like UVM, OVM, or VMM, the verification team develops a reusable environment. Nowadays, UVM is more popular than others.

== History ==