Glossary of reconfigurable computing: Difference between revisions

Revision as of 21:01, 7 January 2023

Latest revision as of 23:13, 30 September 2024

(2 intermediate revisions by 2 users not shown)

Line 20:

{{defn|1=Code segments/pieces that are meant to run on the microprocessor. This could include simulation/emulation runs, which are executing on the processor. Alternatively, this word could be used to encompass the processes of synthesis, and place and route for reconfigurable devices.}}

{{term|1=[[Configware/Software-Co-Compilation|Co-compilation]]}}

{{defn|1=[[Configware/Software-Co-Compilation]]: Compilation for generating [[Software]] Code and Configware Code, including automatic Software/Configware partitioning.}}

{{term|1=Configware}}

Line 56:

{{defn|1=Another term for Reconfigurable Devices, indicating [[Reconfigurability]] in contrast to "[[computer hardware|hardware]]".}}

{{term|1=[[CPU cache|On-chip memory]]}}

{{ghat|1=also known as Block RAM, Cache}}

{{defn|1=This term should refer to memory that is available on-chip within a single chip (whether it be BRAM Slices or SRAM slices). The term cache should be reserved purely for memory directly attached to processors on the system/host side.}}

Line 88:

* [[Glossary of computer terms]]

{{Glossaries of computers}}

[[Category:Reconfigurable computing]]