Content deleted Content added
m sp |
Removing link(s) to "Configware/Software-Co-Compilation": Removing links to deleted page Configware/Software-Co-Compilation. |
||
(15 intermediate revisions by 12 users not shown) | |||
Line 1:
{{Short description|none}}
{{See also|Glossary of computers}}▼
{{unreferenced|date=May 2017}}
{{glossary}}
▲'''Reconfigurable computing terminology''' lists some of the terms and expressions that are used in the field of [[Reconfigurable computing]] and reconfigurable computing systems, as opposed to traditional [[von Neumann]] computing architectures.
{{term|1=Aggregate On-chip memory}}
{{defn|1=Refers to total on-chip memory available for multi-FPGA systems.}}
Line 27 ⟶ 20:
{{defn|1=Code segments/pieces that are meant to run on the microprocessor. This could include simulation/emulation runs, which are executing on the processor. Alternatively, this word could be used to encompass the processes of synthesis, and place and route for reconfigurable devices.}}
{{term|1=
{{defn|1=
{{term|1=
{{defn|1=Source programs for Configuration. Being of structural nature, Configware is the counterpart of Software (being of procedural nature).}}
Line 41 ⟶ 34:
{{term|1=[[Emulator|Emulation]]/[[Simulation]]}}
{{ghat|1=also known as Simulation, Modeling.}}
{{defn|1=Process of mimicking the behavior of an [[Application-specific integrated circuit|ASIC]] design on [[FPGA]]-based hardware or a processor-based system or (in the case of simulation) a computer.}}
{{term|1=[[Flowware]]}}
Line 63 ⟶ 56:
{{defn|1=Another term for Reconfigurable Devices, indicating [[Reconfigurability]] in contrast to "[[computer hardware|hardware]]".}}
{{term|1=[[CPU cache|On-chip memory]]}}
{{ghat|1=also known as Block RAM, Cache}}
{{defn|1=This term should refer to memory that is available on-chip within a single chip (whether it be BRAM Slices or SRAM slices). The term cache should be reserved purely for memory directly attached to processors on the system/host side.}}
{{term|1=[[Place and Route]]}}
{{defn|1=Process of converting a [[netlist]] into physically mapped and placed components on the [[FPGA]] or [[Reconfigurable Data Path Array|rDPA]], ending in the creation of a [[bitstream]].}}
{{term|1=Reconfigurable Computer}}
{{defn|1=An Estrin architecture reconfigurable computer typically pairs a conventional microprocessor host computer with a reconfigurable co-processor, such as an [[FPGA]] or [[Reconfigurable Data Path Array|rDPA]] board. The co-processor can be reconfigured to perform different computations during execution of a host computer program by loading appropriate bitstreams. Newer FPGA-based architectures eliminate the need for a host processor by providing mechanisms to configure the device on boot from flash
{{term|1=Reconfigurable Computing}}
{{defn|1=A computing paradigm employing reconfigurable devices such as FPGAs or rDPAs to process data. A different bitstream can be loaded during the execution of a program or to run a different program on the fly. Estrin architecture reconfigurable computers include conventional von Neumann processors as main or control processors
{{term|1=Reconfigurable Device}}
Line 82 ⟶ 75:
{{term|1=Reconfiguration}}
{{defn|1=Configuration, programming, re-programming (also see
{{term|1=System Memory/Host Memory}}
Line 90 ⟶ 83:
{{defn|1=Process of creating a netlist from a circuit description described using [[Hardware description language|HDL]]s (Hardware Description Language), [[High-level programming language|HLL]]s (High Level Language), [[Graphical user interface|GUI]] (Graphical User Interfaces).}}
{{
==See also==
* [[Glossary of computer terms]]
[[Category:Reconfigurable computing]]
[[Category:Glossaries of computers|Reconfigurable computing]]
[[Category:Wikipedia glossaries using description lists]]
|