Soft microprocessor: Difference between revisions

Revision as of 21:15, 3 February 2023

Latest revision as of 03:48, 3 March 2025

(9 intermediate revisions by 9 users not shown)

Line 2:

{{Use American English|date = April 2019}}

{{missing information||three [[OpenPOWER]] cores, one Moxie core, both at RTL level|date=July 2020}}

A '''soft microprocessor''' (also called softcore microprocessor or a '''soft processor''') is a [[microprocessor]] core that can be wholly implemented using [[logic synthesis]]. It can be implemented via different [[semiconductor]] devices containing programmable logic (e.g., [[Application-specific integrated circuit|ASIC]], [[Field-programmable gate array|FPGA]], [[Complex programmable logic device|CPLD]]), including both high-end and commodity variations.<ref>http://www.dailycircuitry.com/2011/10/zet-soft-core-running-windows-30.html {{Webarchiveusurped|url1=[https://web.archive.org/web/20181013095941/http://www.dailycircuitry.com/2011/10/zet-soft-core-running-windows-30.html |date=2018-10-13Article title]}}

"Zet soft core running Windows 3.0" by Andrew Felch 2011</ref>

Most systems, if they use a soft processor at all, only use a single soft processor. However, a few designers tile as many soft cores onto an FPGA as will fit.<ref>

{{cite web |url=http://www.embedded.com/columns/showArticle.jhtml?articleID=192700615 |title=ArchivedEmbedded.com copy- FPGA Architectures from 'A' to 'Z' : Part 2 |access-date=2012-08-18 |url-status=dead |archive-url=https://web.archive.org/web/20071008163016/http://www.embedded.com/columns/showArticle.jhtml?articleID=192700615 |archive-date=2007-10-08 }}

"FPGA Architectures from 'A' to 'Z'" by Clive Maxfield 2006

</ref> In those [[multi-core]] systems, rarely used resources can be shared between all the cores in a cluster.

Line 33:

</ref> This is one way to implement [[Massively parallel|massive parallelism]] in computing and can likewise be applied to [[In-memory processing|in-memory computing]].

A soft microprocessor and its surrounding peripherals implemented in a FPGA is less vulnerable to obsolescence than a discrete processor.<ref>{{Cite web

| author=Joe DeLaere.

[ | url=https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/wp/wp-01255-top-7-reasons-to-replace-your-microcontroller-with-a-max-10-fpga.pdf
| title="Top 7 Reasons to Replace Your Microcontroller with a MAX 10 FPGA"].}}

</ref><ref>{{Cite web

|author1=John Swan; |author2=Tomek Krzyzak.

[ | url=http://www.embedded.com/print/4015159
| title="Using FPGAs to avoid microprocessor obsolescence"].

| date=2008

| archive-url=https://web.archive.org/web/20161013004106/http://www.embedded.com/print/4015159

</ref><ref>

| archive-date=2016-10-13

}}</ref><ref>

{{Cite web|url=https://www.electronicsweekly.com/news/products/fpga-news/fpga-processor-ip-needs-to-be-supported-2010-02/|title=FPGA processor IP needs to be supported|last=Staff|date=2010-02-03|website=Electronics Weekly|language=en-GB|access-date=2019-04-03}}

</ref>

Line 95 ⟶ 99:

| Andras Pal

| {{yes}}

| Standard AVR buses (core-coupled I/O, synchronous SRAM, synchronous program ROM)

| [[Atmel AVR]]-compatible 8-bit RISC (up to AVR5), peripherals and SoC features included

| [http://opencores.org/project/softavrcore Project page at Opencores]

Line 290 ⟶ 294:

| SystemVerilog

|-

| [[Zet (hardware)|Zet]]

| Zeus Gómez Marmolejo

| {{yes}}

Line 387 ⟶ 391:

|

| 9-bit RISC, very small size, C-programmable

| [http://www.entner-electronics.com/tl/index.php/eric5.html ERIC5] {{Webarchive|url=https://web.archive.org/web/20160305131214/http://www.entner-electronics.com/tl/index.php/eric5.html |date=2016-03-05 }}

| VHDL

|-