Content deleted Content added
m →top: HTTP to HTTPS for Wayback Machine, replaced: http://web.archive.org/ → https://web.archive.org/ |
GreenC bot (talk | contribs) Reformat 1 archive link. Wayback Medic 2.5 per WP:USURPURL and JUDI batch #25aa |
||
| (5 intermediate revisions by 5 users not shown) | |||
Line 2:
{{Use American English|date = April 2019}}
{{missing information||three [[OpenPOWER]] cores, one Moxie core, both at RTL level|date=July 2020}}
A '''soft microprocessor''' (also called softcore microprocessor or a '''soft processor''') is a [[microprocessor]] core that can be wholly implemented using [[logic synthesis]]. It can be implemented via different [[semiconductor]] devices containing programmable logic (e.g.
"Zet soft core running Windows 3.0" by Andrew Felch 2011</ref>
Most systems, if they use a soft processor at all, only use a single soft processor. However, a few designers tile as many soft cores onto an FPGA as will fit.<ref>
{{cite web |url=http://www.embedded.com/columns/showArticle.jhtml?articleID=192700615 |title=
"FPGA Architectures from 'A' to 'Z'" by Clive Maxfield 2006
</ref> In those [[multi-core]] systems, rarely used resources can be shared between all the cores in a cluster.
Line 43:
| date=2008
| archive-url=https://web.archive.org/web/20161013004106/http://www.embedded.com/print/4015159
| archive-date=2016-
}}</ref><ref>
{{Cite web|url=https://www.electronicsweekly.com/news/products/fpga-news/fpga-processor-ip-needs-to-be-supported-2010-02/|title=FPGA processor IP needs to be supported|last=Staff|date=2010-02-03|website=Electronics Weekly|language=en-GB|access-date=2019-04-03}}
Line 294:
| SystemVerilog
|-
|
| Zeus Gómez Marmolejo
| {{yes}}
Line 391:
|
| 9-bit RISC, very small size, C-programmable
| [http://www.entner-electronics.com/tl/index.php/eric5.html ERIC5] {{Webarchive|url=https://web.archive.org/web/20160305131214/http://www.entner-electronics.com/tl/index.php/eric5.html |date=2016-03-05 }}
| VHDL
|-
| |||