Soft microprocessor: Difference between revisions

Revision as of 15:19, 31 May 2023

Latest revision as of 03:48, 3 March 2025

(4 intermediate revisions by 4 users not shown)

Line 2:

{{Use American English|date = April 2019}}

{{missing information||three [[OpenPOWER]] cores, one Moxie core, both at RTL level|date=July 2020}}

A '''soft microprocessor''' (also called softcore microprocessor or a '''soft processor''') is a [[microprocessor]] core that can be wholly implemented using [[logic synthesis]]. It can be implemented via different [[semiconductor]] devices containing programmable logic (e.g., [[Application-specific integrated circuit|ASIC]], [[Field-programmable gate array|FPGA]], [[Complex programmable logic device|CPLD]]), including both high-end and commodity variations.<ref>http://www.dailycircuitry.com/2011/10/zet-soft-core-running-windows-30.html {{Webarchiveusurped|url1=[https://web.archive.org/web/20181013095941/http://www.dailycircuitry.com/2011/10/zet-soft-core-running-windows-30.html |date=2018-10-13Article title]}}

"Zet soft core running Windows 3.0" by Andrew Felch 2011</ref>

Line 43:

| date=2008

| archive-url=https://web.archive.org/web/20161013004106/http://www.embedded.com/print/4015159

| archive-date=2016-0110-3013

}}</ref><ref>

{{Cite web|url=https://www.electronicsweekly.com/news/products/fpga-news/fpga-processor-ip-needs-to-be-supported-2010-02/|title=FPGA processor IP needs to be supported|last=Staff|date=2010-02-03|website=Electronics Weekly|language=en-GB|access-date=2019-04-03}}

Line 294:

| SystemVerilog

|-

| [[Zet (hardware)|Zet]]

| Zeus Gómez Marmolejo

| {{yes}}

Line 391:

|

| 9-bit RISC, very small size, C-programmable

| [http://www.entner-electronics.com/tl/index.php/eric5.html ERIC5] {{Webarchive|url=https://web.archive.org/web/20160305131214/http://www.entner-electronics.com/tl/index.php/eric5.html |date=2016-03-05 }}

| VHDL

|-