Pass transistor logic: Difference between revisions

Revision as of 03:55, 18 May 2023

Latest revision as of 10:26, 10 June 2025

(9 intermediate revisions by 7 users not shown)

Line 1:

{{Short description|Group of logic families in electronics}}

In [[electronics]], '''pass transistor logic''' (PTL) describes several [[logic family|logic families]] used in the design of [[integrated circuit]]s. It reduces the count of [[transistor|transistors]] used to make different [[logic gate]]s, by eliminating redundant transistors. Transistors are used as switches to pass [[logic level]]s between nodes of a circuit, instead of as switches connected directly to supply voltages.<ref>{{cite book |first1=Jaume |last1=Segura |first2=Charles F. |last2=Hawkins |title=CMOS electronics: how it works, how it fails |publisher=Wiley-IEEE |date=2004 |isbn=0-471-47669-2 |pages=132 |url=}}</ref> This reduces the number of active devices, but has the disadvantage that the difference of the voltage between high and low logic levels decreases at each stage (since pass transistors have some resistance and do not provide level restoration). Each transistor in series is less saturated at its output than at its input.<ref>{{cite book |first=Clive |last=Maxfield |title=Bebop to the boolean boogie: an unconventional guide to electronics |publisher=Newnes |date=2008 |isbn=978-1-85617-507-4 |pages=423–6 |url=}}</ref> If several devices are chained in series in a logic path, a conventionally constructed gate may be required to restore the signal voltage to the full value. By contrast, conventional [[CMOS logic]] switches transistors so the output connects to one of the power supply rails (resembling an [[open collector]] scheme), so logic voltage levels in a sequential chain do not decrease.

<!-- needs a diagram -->Simulation of circuits may be required to ensure adequate performance.

<!-- needs a diagram -->

<!-- needs a diagram -->Simulation of circuits may be required to ensure adequate performance.

== Applications ==

Line 9 ⟶ 11:

Pass transistor logic often uses fewer transistors, runs faster, and requires less power than the same function implemented with the same transistors in fully complementary CMOS logic.<ref>

Norimitsu Sako.

[httphttps://wwwpatents.google.com/patentspatent/US7171636 "Patent US7171636: Pass-transistor logic circuit and a method of designing thereof"].

'It is known in the art to employ a "pass-transistor logic circuit" to reduce a number of elements and power consumption, and to improve operating speed.'

</ref>

Line 19 ⟶ 21:

==Basic principles of pass transistor circuits==

MOSFET pass transistors are [[Electronic switch|electronic switches]] that turn on or off the path between their drain and source depending on their gate's voltage signal (for instance the clock signal in the [[Static random-access memory|SRAM]] cell or [[gated D latch]]).

The pass transistor is driven by a periodic clock signal and acts as an access switch to either charge up or charge down the parasitic capacitance C_''x'', depending on the input signal V_''in''. Thus there are two possible operations , when the clock signal is active (CK = 1) are the logic "1" transfer (charging up the capacitance C_''x'' to a logic-high level) and the logic "0" transfer (charging down the capacitance C_''x'' to a logic-low level). In either case, the output of the depletion load nMOS inverter obviously assumes a logic-low or a logic-high level, depending upon the voltage V_''x''.

<!-- Needs a diagram and also some further explanation-->

Because pass transistors do not provide level restoration and because their conducting path has a small non-zero resistance, there is increased [[RC delay]] for charging the next logic stage's input capacitance (which includes parasitic capacitance in addition to the next stage's gate capacitance) towards valid logic-high or logic-low voltage levels.

Simulation of circuits may be required to ensure adequate performance.

=={{anchor|CPL}}Complementary pass transistor logic==

Some authors use the term "''complementary pass transistor logic"'' to indicate a style of implementing logic gates that uses [[transmission gate]]s composed of both NMOS and PMOS pass transistors.<ref>

{{cite book |first=Gary K. |last=Yeap |title=Practical Low Power Digital VLSI Design |publisher=Springer |orig-year=1998 |date=2012 |isbn=978-1-4615-6065-4 |pages=197 |url=https://books.google.com/books?id=sXTdBwAAQBAJ}}

</ref>

Other authors use the term "''complementary pass transistor logic"'' (CPL) to indicate a style of implementing logic gates where each gate consists of a NMOS-only pass transistor network, followed by a CMOS output inverter.<ref>

{{cite book |first=Vojin G. |last=Oklobdzija |title=Digital Design and Fabrication |publisher= CRC Press|date= 19 December 2017|isbn= 9780849386046|pages=2–39 |url=https://books.google.com/books?id=VOnyWUUUj04C}}

</ref><ref name="IEEE_1990"/><ref name="ULVD_2015"/>

OtherYet other authors use the term "''complementary pass transistor logic"'' (CPL) to indicate a style of implementing logic gates using dual-rail encoding. Every CPL gate has two output wires, both the positive signal and the complementary signal, eliminating the need for inverters.<ref>

{{cite book |editor-first=Wai-Kai |editor-last=Chen |title=Logic Design |publisher=CRC Press |___location= |date=2003 |isbn=978-0-203-01015-0 |pages=15–7 |url=https://books.google.com/books?id=X0a3BgAAQBAJ |oclc=1029500642}}

</ref><ref>

Line 40 ⟶ 45:

</ref>

''Complementary pass transistor logic'' or "Differential''differential pass transistor logic" refers'' to a [[logic families|logic family]] which is designed for certain advantage. It is common to use this logic family for [[Multiplexer#Digital multiplexers|multiplexers]] and [[Latch (electronics)|latches]].{{citation needed|date=April 2015}}

CPL uses series transistors to select between possible inverted output values of the logic, the output of which drives an [[Inverter (logic gate)|inverter]] . The CMOS [[transmission gate]]s consist of nMOS and pMOS transistor connected in parallel.

==Other forms==

Line 54 ⟶ 59:

==Further reading==

*{{cite book |last1=Weste |last2=Harris |title=CMOS VLSI Design |year=2005 |publisher= Pearson/Addison-Wesley|edition=3rd |isbn=0-321-14901-7 |pages= |url=}}

*{{cite book |first1=Douglas A. |last1=Pucknell |first2=Kamran |last2=Eshraghian |title=Basic VLSI Design |year=1994 |publisher= Prentice-Hall Of India Pvt. Limited|edition=3rd |isbn=978-81-203-0986-9 |pages= |url=}}

{{Logic Families}}