Input/output Buffer Information Specification: Difference between revisions

Content deleted Content added
mce
m wikify
 
(25 intermediate revisions by 13 users not shown)
Line 1:
{{Short description|Secure specification for IC interface}}
{{Use mdy dates|date=June 2017}}
{{Other uses|IBIS (disambiguation)}}
'''Input/output Buffer Information Specification''' or ('''IBIS''') is a specification of a method for [[integrated circuit]] vendors to provide information about the [[Digital buffer|input/output buffers]] of their product to their prospective customers without revealing the intellectual property of their implementation and without requiring proprietary encryption keys.<ref>{{cite web
| url = http://www.edaibis.org/ibis/home/faq/#_1
| title = IBIS Open Forum: Frequently Asked Questions: What is this IBIS stuff anyhow?
}}</ref> From version 5.0, specification contains two separate types of models, "traditional IBIS" and "IBIS-AMI." The traditional model is generated in text format and consists of a number of tables that captures current vs. voltage (IV) and voltage vs. time (Vt) characteristics of the buffer, as well as the values of certain parasitic components. It is a standard data exchange format for exchanging modeling information among [[semiconductor]] device suppliers, [[simulation]] [[software]] suppliers, and [[end user]]s.
 
Traditional IBIS [[model (abstract)|models]] are generally used in lieuinstead of [[SPICE]] models, to perform various [[printed circuit board|board]] level [[signal integrity]] (SI) simulations and timing analyses. IBIS models could be used to verify signal integrity requirements, especially for high -speed products.
 
IBIS-AMI models run in a special-purpose [[SerDes]] channel simulator, not in a SPICE-like simulator, and consist of two text files (*.ibs and *.ami) plus a platform-specific [[machine code]] executable file (*.dll on Windows, *.so on Linux). IBIS-AMI support statistical and so-called time-___domain channel simulations, and three types of IC model ("impulse-only," "GetWave-only," and "dual mode")
 
== History ==
[[Intel]] initiated IBIS in the early 1990s.<ref>{{cite web
{{cite paper
| author = Mark Chang
| title = Introduction to IBIS Modeling of Fiber Optic Transceivers
Line 16 ⟶ 19:
| date =
| url = http://cp.literature.agilent.com/litweb/pdf/5990-3107EN.pdf
| formataccessdate = PDFDecember 23, 2010
| accessdatejournal = 2010-12-23
| archive-url = https://web.archive.org/web/20110707094747/http://cp.literature.agilent.com/litweb/pdf/5990-3107EN.pdf
}}</ref> Intel needed to have all of its divisions to present a common standardized model format to its external customers. This prompted Intel to solicit EDA vendors to participate in the development of a common model format. The first IBIS model, version 1.0, was aimed at describing [[CMOS]] circuits and [[Transistor-transistor logic|TTL]] I/O buffers.
| archive-date = July 7, 2011
| url-status = dead
}}</ref> Intel needed to have all of its divisions to present a common standardized model format to its external customers. This prompted Intel to solicit EDA vendors to participate in the development of a common model format. The first IBIS model, version 1.0, was aimed at describing [[CMOS]] circuits and [[Transistor-transistor logic|TTL]] I/O buffers.
 
As IBIS evolved with the participation of more companies and industry members, an IBIS Open Forum was created to promote the application of IBIS as a simulation tool format and to make sure that a standard exists. Many semiconductor vendors supply IBIS models<ref>{{cite web
| url = http://www.edaibis.org/ibis/home/models/
| title = IBIS Model Suppliers
}}</ref><ref>{{cite web
| url = http://www.teraspeed.com/ibis_resources.html#manufacturer
| title = Teraspeed IBIS resources: Semiconductor Vendor IBIS Models
}}</ref> and many [[Electronic design automation|EDA]] vendors sell IBIS-compliant software tools.<ref>{{cite web
| url = http://www.edaibis.org/ibis/roster/
| title = 2011 ANSI/EIA-656B IBIS Committee Participation Roster
}}</ref><ref>{{cite web
| url = http://www.teraspeed.com/ibis_resources.html#utilities
| title = Modeling Utilities: EDA and Semiconductor Vendor IBIS Content
}}</ref> In 1995 the IBIS Open Forum teamed with the [[American National Standards Institute]]/[[Electronic Industries Alliance]] (ANSI/EIA). IBIS version 2.1 was the first version released by the new alliance. It added the ability to simulate [[Emitter coupled logic|ECL]] and [[Positive Emitter Coupled Logic|PECL]] buffers as well as [[Differential signaling|differential lines]]. IBIS 3.2 allows for a package model description along with an electrical board description. IBIS Version 5.0 was ratified by the IBIS Open Forum on August 29, 2008.<ref>{{Cite web
| url = http://www.edaibis.org/ibis/home/specs/
| title = IBIS Open Forum - Specifications
}}</ref> Compared to the previous version (IBIS 4.2, ANSI/EIA-656-B), it adds a new flow based not on SPICE transient but on a channel simulator (called ''a''lgorithmic ''m''odel application program ''i''nterface or AMI flow), power integrity, and EMC checking features. For power integrity, it uses Touchstone 2.0<ref>{{cite web
| url = http://www.edaibis.org/pub/ibis/touchstone_ver2.0/touchstone_ver2_0.pdf
| title = Touchstone® File Format Specification Version 2.0
}}</ref> S-parameter files with per-port reference impedance specification.
 
Version 5.1 was ratified on August 24, 2012.<ref>[{{cite web|url=http://www.edaibis.org/ibis/ver5.1/|title=Index IBISof Version 5/ver5.1]|website=www.ibis.org|accessdate=June 23, 2017}}</ref> Important changes included the so-called "flow BIRD" which resolved many ambiguities in the IBIS AMI flow.<ref>[{{cite web|url=http://www.edaibis.org/ibis/birds/bird120.1.txt |title=BIRD 120.1 IBIS-AMI Flow Correction]|website=ibis.org|accessdate=June 23, 2017}}</ref>
 
The IBIS Open Forum became an official subcommittee of [[TechAmerica]] in January 2009.<ref>[{{cite web|url=http://www.edaibis.org/ibis/summits/jul09/mirmak.pdf Chair’s|title=Chair's Annual Report July 28, 2009, slide 3, Michael Mirmak]|website=ibis.org|accessdate=June 23, 2017}}</ref><ref>{{cite web
| url = http://www.edaibis.org/ibis/home/faq/#_18
| title = IBIS Open Forum: Frequently Asked Questions: How do I become an IBIS Forum Member?
}}</ref> Upon its purchase of the the standards program of TechAmerica in July 2013, [[SAE International]] became the parent of IBIS Open Forum.<ref>{{cite press release
|url=http://www.sae.org/servlets/pressRoom?OBJECT_TYPE=PressReleases&PAGE=showRelease&RELEASE_ID=2175
|title=SAE International Completes Asset Purchase of TechAmerica Standards Program
|date=July 18, 2013
|accessdate=July 20, 2013
}}</ref> IBIS is an "industry program" within the SAE Industry Technologies Consortia (SAE ITC) [[trade association]]. <ref>{{cite web|url=http://www.sae-itc.org/industry.htm|title=SAE Industry Technologies Consortia: Industry Programs|website=www.sae-itc.org|accessdate=June 23, 2017}}</ref>
}}</ref>
 
==Evolution==
IBIS is an evolving standard with many proposed changes submitted to IBIS Open Forum for consideration.<ref>{{cite web
| url = http://www.vhdlibis.org/pub/ibis/birds/
| title = Buffer Issue Resolution Documents (BIRD)
}}</ref> Proposed changes are called BIRDs (Buffer Issue Resolution Documents), a play on the original meaning ofword ''[[ibis]] namely'', a type of bird.
 
Version 6.0 was ratified on September 20, 2013. Changes included an IBIS‐AMI extension for mid-channel repeaters, new parameters for [[jitter]] and noise in IBIS-AMI, and analog buffer modeling improvements.<ref>{{cite web|url=http://www.ibis.org/ver6.0/|title=Index of /ver6.0|website=www.ibis.org|accessdate=June 23, 2017}}</ref>
 
Version 6.1 was ratified on September 11, 2015. Changes included support of PAM-4 in IBIS-AMI, the addition of a new Initial Delay keyword, and additional options for [[overclocking]].<ref>{{cite web|url=http://www.ibis.org/ver6.1/|title=Index of /ver6.1|website=www.ibis.org|accessdate=June 23, 2017}}</ref>
 
Version 7.0 was ratified on March 15, 2019. Changes included support for Touchstone and IBI-ISS (SPICE) modeling of interconnections, and modeling of back-channel link training protocols using IBIS-AMI models.<ref>{{cite web|url=http://www.ibis.org/ver7.0/|title=IBIS Version 7.1|website=www.ibis.org|accessdate=June 17, 2019}}</ref>
 
Work on enhancing the specification can be tracked in the work-in-progress section of the IBIS Open Forum website.<ref>{{cite web|url=http://www.ibis.org/subcommittee/|title=IBIS Task Groups|website=www.ibis.org|accessdate=June 23, 2017}}</ref>
As of July 2013, version 6.0 was a work-in-progress.<ref>[http://www.eda.org/ibis/ver6.0_wip/ Version 6.0 WIP]</ref><ref>[http://www.eda.org/ibis/editorial_wip/ Editorial Task Group Files]</ref> Proposed changes include an IBIS‐AMI extension for mid‐channel repeaters, new parameters for jitter and noise in IBIS AMI, and analog buffer modeling improvements.<ref>[http://www.eda.org/ibis/docs/ibis-version-change-strategy-v3p0.pdf IBIS Version Change Strategy Version 3.0]</ref>
 
== Notes ==
{{reflist|30em}}
<div>
<references/>
</div>
 
== External links ==
*[http://www.edaibis.org/ibis/ IBIS Home]
 
{{DEFAULTSORT:Input output Buffer Information Specification}}