512-bit computing: Difference between revisions

Revision as of 23:32, 31 May 2022

Latest revision as of 18:51, 5 July 2025

(22 intermediate revisions by 19 users not shown)

Line 1:

{{Short description|Computer architecture bit width}}

{{primary sources|date=July 2013}}

{{Multiple issues|{{primary sources|date=July 2013}}{{More citations needed|date=April 2023}}}}

{{n-bit|512|(64 [[octet (computing)|octets]])}}

There are currently no mainstream general-purpose [[CPU|processors]] built to operate on 512-bit integers or addresses, though a number of processors do operate on 512-bit data.

== Representation ==

A 512-bit register can store 2⁵¹² different values. The range of [[integer]] values that can be stored in 512 bits depends on the [[Integer (computer science)#Value and representation|integer representation]] used.

The maximum value of a signed 512-bit integer is {{nowrap|2⁵¹¹ − 1}}, written in decimal as {{zwsp|6,|703,|903,|964,|971,|298,|549,|787,|012,|499,|102,|923,|063,|739,|682,|910,|296,|196,|688,|861,|780,|721,|860,|882,|015,|036,|773,|488,|400,|937,|149,|083,|451,|713,|845,|015,|929,|093,|243,|025,|426,|876,|941,|405,|973,|284,|973,|216,|824,|503,|042,|047}} (approximately {{val|6.7039|e=153}}).

The maximum value of an unsigned 512-bit integer is 2⁵¹² − 1, written in decimal as 13,{{Zwsp}}407,{{Zwsp}}807,{{Zwsp}}929,{{Zwsp}}942,{{Zwsp}}597,{{Zwsp}}099,{{Zwsp}}574,{{Zwsp}}024,{{Zwsp}}998,{{Zwsp}}205,{{Zwsp}}846,{{Zwsp}}127,{{Zwsp}}479,{{Zwsp}}365,{{Zwsp}}820,{{Zwsp}}592,{{Zwsp}}393,{{Zwsp}}377,{{Zwsp}}723,{{Zwsp}}561,{{Zwsp}}443,{{Zwsp}}721,{{Zwsp}}764,{{Zwsp}}030,{{Zwsp}}073,{{Zwsp}}546,{{Zwsp}}976,{{Zwsp}}801,{{Zwsp}}874,{{Zwsp}}298,{{Zwsp}}166,{{Zwsp}}903,{{Zwsp}}427,{{Zwsp}}690,{{Zwsp}}031,{{Zwsp}}858,{{Zwsp}}186,{{Zwsp}}486,{{Zwsp}}050,{{Zwsp}}853,{{Zwsp}}753,{{Zwsp}}882,{{Zwsp}}811,{{Zwsp}}946,{{Zwsp}}569,{{Zwsp}}946,{{Zwsp}}433,{{Zwsp}}649,{{Zwsp}}006,{{Zwsp}}084,{{Zwsp}}095 or approximately 1.34078 x 10¹⁵⁴.

== Hardware ==

[[File:Sapphire Radeon R9 290X-front oblique PNr°0437.jpg|thumb|The AMD [[Radeon R9]] 290X (Sapphire OEM version pictured here) uses a 512 -bit memory bus.]]

The Intel [[Xeon Phi|Intel Xeon Phi]] has a [[vector processing unit]] with 512-bit vector registers, each one holding sixteen [[32-bit computing|32-bit]] elements or eight [[64-bit computing|64-bit]] elements, and a singleone instruction can operate on all these values in parallel. However, the Xeon Phi's vector processing unit does not operate on individual numbers that are 512 bits in lengthlong.<ref>{{cite web|url=https://software.intel.com/sites/default/files/managed/09/07/xeon-phi-coprocessor-system-software-developers-guide.pdf|title=Intel Xeon Phi Coprocessor System Software Developers Guide|publisher=[[Intel]]|date=March 2014|access-date=April 30, 2019}}</ref>

Some GPUs, such as the [[AMDAdvanced Micro Devices]] (AMD) [[Radeon_HD_2000_seriesRadeon HD 2000 series#Radeon_HD_2900Radeon HD 2900|Radeon HD 2900XT]], the [[Nvidia]] GTX 280,<ref>{{cite web|url=http://www.geforce.com/hardware/desktop-gpus/geforce-gtx-280/specifications |title=GTX 280 &#124;: Specifications |publisher=GeForce |access-date=2013-08-13}}</ref> GTX 285,<ref>{{cite web|url=http://www.geforce.com/hardware/desktop-gpus/geforce-gtx-285/specifications |title=GTX 285 &#124;: Specifications |publisher=GeForce |access-date=2013-08-13}}</ref> Quadro FX 5800,<ref>{{cite web|url=http://www.nvidia.com/object/product_quadro_fx_5800_us.html |title=NVIDIA®Nvidia Quadro® FX 5800 provides professionals with visual supercomputing from their desktops delivering results that push visualization beyond traditional 3D |publisher=Nvidia.com |access-date=2013-08-13 |archive-url=https://web.archive.org/web/20190611163640/http://www.nvidia.com/object/product_quadro_fx_5800_us.html |archive-date=2019-06-11 |url-status=dead}}</ref> and several [[Nvidia Tesla]] products, move data across a 512-bit memory bus. Then [[AMD Radeon Rx 200 Series#Radeon R9 290|AMD Radeon R9 290, R9 290X and 295X2]] followed.

[[AVX-512]] are 512-bit extensions to the 256-bit [[Advanced Vector Extensions]] SIMD instructions for x86 [[instruction set architecture]] proposed by Intel in July 2013, and released onin 2016 with [[Xeon Phi#Knights Landing|Knights Landing]], and in 2017 on the HEDT and consumer server platform, with Skylake-X and [[Skylake (microarchitecture)#Skylake-SP (14 nm) Scalable Performance|Skylake-SP]] respectively.

== Software ==

Many [[hash functions]], such as [[SHA-512]] and [[SHA3-512]], have a 512-bit output.

== References ==

{{reflistReflist}}

{{CPUProcessor technologies}}

[[Category:Data unit]]