C form-factor pluggable: Difference between revisions

Content deleted Content added
Rescuing 1 sources and tagging 0 as dead.) #IABot (v2.0
m caps
 
(12 intermediate revisions by 10 users not shown)
Line 1:
The '''C form-factor pluggable''' ('''CFP''', '''100G form factor pluggable''', where ''C'' is {{langx|la|[[wikt:centum|centum]]}} "hundred")<ref name="CFP1.4"/> is a [[multi-source agreement]] to produce a common form-factor for the transmission of high-speed digital signals. The c stands for the Latin letter C used to express the number 100 (''centum''), since the standard was primarily developed for [[100 Gigabit Ethernet]] systems.
 
==CFP standardization==
 
The CFP transceiver is specified by a [[multi-source agreement]] (MSA) among competing manufacturers.<ref>{{cite web|url=http://www.cfp-msa.org/|website=CFP MSA|accessdate=24 April 2018|title=CFP Multi-Source Agreement}}</ref> The CFP was designed after the [[smallSmall formForm-factor pluggablePluggable transceiver]] (SFP) interface, but is significantly larger to support 100&nbsp;Gbit/s. While the electrical connection of a CFP uses {{nowrap|10 × 10 Gbit/s}} lanes in each direction (RX, TX),<ref name="CFP1.4">{{Cite web | title=CFP MSA Hardware Specification, Rev. 1.4 | url=http://www.cfp-msa.org/Documents/CFP-MSA-HW-Spec-rev1-40.pdf | accessdate=2010-07-02}}</ref> the optical connection can support both {{nowrap|10 × 10 Gbit/s}} and {{nowrap|4 × 25 Gbit/s}} variants of 100&nbsp;Gbit/s interconnects (typically referred to as 100GBASE-SR10 in 100&nbsp;meter [[multi-mode optical fiber|MMF]], 100GBASE-LR10 and 100GBASE-LR4 in 10&nbsp;km [[single-mode optical fiber|SMF]] reach, and 100GBASE-ER10 and 100GBASE-ER4 in 40&nbsp;km SMF reach respectively.)<ref>{{Cite web | title=Operational Considerations for Deploying 100 Gigabit Ethernet | url=http://www.nanog.org/meetings/nanog51/presentations/Monday/NANOG51.Talk32.hankins-nanog51-100-gbe.pdf | accessdate=2012-01-12}}</ref>
 
In March 2009, [[Santur Corporation]] demonstrated a 100&nbsp;Gigabit pluggable CFP transceiver prototype.<ref>{{cite web|title=Santur Delivers the World's First 100Gb/s Transceiver Platform for Client Connectivity Based on Photonic Intelligent Integration |url=http://www.santurcorp.com/pressrel_03-23-09b.htm |date=March 23, 2009 |work=news release |archiveurl=https://wwwweb.webcitationarchive.org/5iQH3sIGw?url=web/20090927163337/http://www.santurcorp.com/pressrel_03-23-09b.htm |archivedate=JulySeptember 2127, 2009 |url-status=dead |accessdate=May 27, 2013 }}</ref>
 
==Supported signals==
Line 12:
 
===Analog===
The [[Optical Internetworking Forum]] in 2016 published the CFP2-ACO or CFP2 - Analog Coherent Optics Module Interoperability Agreement (IA). This IA supports a configuration where the [[digital signal processor]] (DSP) is on the main board and analog optical components are on the module. This IA is useful in the case when the DSP exceeds the module power envelope.<ref>{{Cite web |url=http://www.oiforum.com/wp-content/uploads/OIF-CFP2-ACO-01.0.pdf |title=OIF-CFP2-ACO-01.0 |date=2016-01-22 |accessdate=2017-05-08 |archive-url=https://web.archive.org/web/20171215155031/http://www.oiforum.com/wp-content/uploads/OIF-CFP2-ACO-01.0.pdf |archive-date=2017-12-15 |url-status=dead }}</ref>
 
The ACO interface can be used in coherent optics applications when the link delivers a flexible amount of bandwidth to the system, for example when combined with [[FlexE]]. The initial ACO IA is for the CFP2 module.
 
==Variants==
Line 29:
* 41.5&nbsp;mm × 12.4&nbsp;mm × 107.5&nbsp;mm (w×h×d)
* 104 pin electrical connection
* noDefault/ACO digitalversion signal(Analog Coherent Optics): no processorDSP in packagemodule, relies on host card
* DCO version (Digital Coherent Optics): DSP in module
* less than 12 W power usage
* 10×10G, 4×25G, 8×25G, or 8×50G lanes <ref>{{Cite web | title=CFP2 MSA Hardware Specification, Rev. 1.0 | url=http://www.cfp-msa.org/Documents/CFP2_HW-Spec-rev1.0.pdf | accessdate=2015-04-17}}</ref>
*Analog Coherent Optics
 
=== CFP4 ===
Line 46:
* no digital signal processor in package, relies on host card
* max. 24 W power usage
* 16×25G lanes (25.78125 or 26.5625 GBd) or 8×50G lanes <ref>{{Cite web | title=CFP8 Hardware Specification 5, Rev. 1.0.9 6 | date=2017-0103-2017 | url=http://www.cfp-msa.org/Documents/CFP-MSA_CFP8_HW-Spec-rev0.9rev1p0.pdf | accessdate=20172022-0302-1709}}</ref>
 
=== MSA 5″×7″ (Gen 1) ===
* 168 pin electrical connection (designed to be built into a line card)
* digital signal processor within package
* less than 80 W power usage <ref>{{Cite web | title=Optical Integration and the Role of DSP in Coherent Optics Modules | url=http://www.ofcconference.org/library/images/ofc/2014/Market%20Watch%20and%20SPS/4-Srivastava-Market-Watch-OFC2013.pdf | accessdate=2015-04-17}}</ref><ref>{{Cite web | title=Multisource Agreement for Generation 2.0 100G Long-Haul DWDM Transmission Module – Electromechanical | url=http://www.oiforum.com/public/documents/OIF-MSA-100GLH-EM-02.0.pdf | accessdate=2015-04-17 | archive-url=https://web.archive.org/web/20150418103505/http://www.oiforum.com/public/documents/OIF-MSA-100GLH-EM-02.0.pdf | archive-date=2015-04-18 | url-status=dead }}</ref>
 
=== MSA 4″×5″ (Gen 2) ===
Line 59:
 
==See also==
* [[Small form-factor pluggable transceiver]] (SFP)
* [[QSFP]]
* [[CXP (connector)]]
Line 67 ⟶ 66:
 
==External links==
 
* [http://www.cfp-msa.org CFP Committee website]
 
{{Ethernet}}