Inter-processor interrupt: Difference between revisions

Content deleted Content added

Revision as of 12:27, 9 July 2025 edit Chatul (talk \| contribs) Extended confirmed users 8,441 edits ACR ← Previous edit		Latest revision as of 20:56, 9 August 2025 edit undo Bender the Bot (talk \| contribs) Bots 1,064,377 edits m →Examples: HTTP to HTTPS for SourceForge Tag: AWB
(One intermediate revision by one other user not shown)
Line 4: In [[computing]], an '''inter-processor interrupt''' ('''IPI'''), also known as a ''shoulder tap'', is a special type of [[interrupt]] by which one [[Processor (computing)\|processor]] may interrupt another processor in a [[multiprocessor]] system if the interrupting processor requires action from the other processor. Actions that might be requested include: * ~~Flushes of~~Flush [[memory management unit]] caches, such as [[translation lookaside buffer]]s, on other processors when memory mappings are changed by one processor; * Stop when the system is being shut down by one processor. * Notify an alternate CPU of a malfunction for Alternate CPU Recovery (ACR). Line 37: \|author = Matt \|title = Understanding IRQL \|url = ~~http~~https://ext2fsd.sourceforge.net/documents/irql.htm \|accessdate = 2014-12-06 \|date = 2002-04-28