Content deleted Content added
m linking |
m Disambiguating links to General-purpose computing on graphics processing units (link changed to General-purpose computing on graphics processing units (software)) using DisamAssist. |
||
| (14 intermediate revisions by 12 users not shown) | |||
Line 3:
A '''physics processing unit''' ('''PPU''') is a dedicated [[microprocessor]] designed to handle the calculations of [[physics]], especially in the [[physics engine]] of [[video game]]s. It is an example of [[hardware acceleration]].
Examples of calculations involving a PPU might include [[rigid body dynamics]], [[soft body dynamics]], [[collision detection]], [[fluid dynamics]], hair and [[
The idea is having specialized processors offload time-consuming tasks from a computer's CPU, much like how a [[GPU]] performs graphics operations in the main CPU's place. The term was coined by [[Ageia]] to describe its [[PhysX]] chip. Several other technologies in the CPU-GPU spectrum have some features in common with it, although Ageia's product was the only complete one designed, marketed, supported, and placed within a system exclusively being a PPU.
Line 10:
An early academic PPU research project<ref>S. Yardi, B. Bishop, T. Kelliher, "[http://www.cs.scranton.edu/%7Ebishop/2006acmse.pdf HELLAS: A Specialised Architecture for Interactive Deformable Object Modeling]", ACM Southeast Conference, Melbourne, FL, March 10–12, 2006, pp. 56–61.</ref><ref>B. Bishop, T. Kelliher, "[http://www.cs.scranton.edu/%7Ebishop/TCSVT.ps Specialized Hardware for Deformable Object Modeling]," IEEE Transactions on Circuits and Systems for Video Technology, 13(11):1074–1079, Nov. 2003.</ref> named SPARTA (Simulation of Physics on A Real-Time Architecture) was carried out at Penn State<ref>{{cite web |url=http://www.cse.psu.edu/~mdl/sparta/ |title=SPARTA Homepage |publisher=Cse.psu.edu |access-date=2010-08-16 |url-status=dead |archive-url=https://web.archive.org/web/20100730051043/http://www.cse.psu.edu/~mdl/sparta/ |archive-date=2010-07-30 }}</ref> and University of Georgia. This was a simple [[FPGA]] based PPU that was limited to two dimensions. This project was extended into a considerably more advanced [[Application-specific integrated circuit|ASIC]]-based system named HELLAS.
February 2006 saw the release of the first dedicated PPU [[PhysX]] from [[Ageia]] (later merged into [[nVidia|Nvidia]]).
<gallery class="center" caption="Academic PPU research projects">
File:SPARTA animation.jpg|alt=Example SPARTA animation|Example SPARTA animation
File:SPARTA board.jpg|alt=SPARTA printed circuit board|SPARTA [[Printed circuit board]]
File:Hellas die.jpg|alt=Hellas die photo|Hellas [[Die (integrated circuit)|die]] photo
</gallery>
Line 21:
The first processor to be advertised being a PPU was named the [[PhysX]] chip, introduced by a [[fabless semiconductor company]] called [[AGEIA]]. Games wishing to take advantage of the PhysX PPU must use AGEIA's [[PhysX]] [[Software development kit|SDK]], (formerly known as the NovodeX SDK).
It consists of a general purpose RISC core controlling an array of custom [[Single instruction, multiple data|SIMD]] floating point [[VLIW]] processors working in local banked memories, with a switch-fabric to manage transfers between them. There is no [[Cache hierarchy|cache-hierarchy]] like in a CPU or GPU.
The PhysX was available from three companies akin to the way [[video card]]s are manufactured. [[ASUS]], [[BFG Technologies]],<ref>{{cite web |url=http://www.bfgtech.com/news_8.31.05.html |title=
In February 2008, after [[Nvidia]] bought Ageia Technologies and eventually cut off the ability to process PhysX on the AGEIA PPU and NVIDIA GPUs in systems with active ATi/AMD GPUs, it seemed that PhysX went 100% to Nvidia. But in March 2008, Nvidia announced that it will make PhysX an open standard for everyone,<ref>[http://www.custompc.co.uk/news/602205/nvidia-offers-physx-support-to-amd--ati.html Nvidia offers PhysX support to AMD / ATI] {{webarchive|url=https://web.archive.org/web/20080313220419/http://www.custompc.co.uk/news/602205/nvidia-offers-physx-support-to-amd--ati.html |date=2008-03-13 }}</ref> so the main graphic-processor manufacturers will have PhysX support in the next generation graphics cards. Nvidia announced that PhysX will also be available for some of their released graphics cards just by downloading some new drivers.
Line 31:
===PhysX P1 (PPU) hardware specifications===
[[ASUS]] and [[BFG Technologies]] bought licenses to manufacture alternate versions of AGEIA's PPU, the PhysX P1 with 128 MB GDDR3:
* Multi-core device based on the [[MIPS architecture]] with integrated physics acceleration hardware and memory subsystem with "tons of cores"<ref>{{cite web |url=http://www.nvidia.com/object/physx_faq.html |title=PhysX FAQ |date=28 November 2018 |publisher=NVIDIA Corporation}}</ref><ref>{{cite web |url=http://www.blachford.info/computer/articles/PhysX2.html |title=Lets Get Physical: Inside The PhysX Physics Processor |author=Nicholas Blachford |date=2006}}</ref>
** 125 million [[transistor]]s<ref name="Legit Reviews">
** 182 mm<sup>2</sup> [[die (integrated circuit)|die]] size
** Fabrication process: [[130 nanometer|130 nm]]
Line 43:
==Havok FX==
The [[Havok (software)|Havok]] SDK is a major competitor to the PhysX SDK, used in more than 150 games, including major titles like [[Half-Life 2]], [[Halo 3]] and [[Dead Rising]].<ref>{{Cite web |url=http://www.havok.com/content/blogcategory/29/73/ |title=Games using Havok |access-date=2007-02-19 |archive-url=https://
To compete with the PhysX PPU, an edition known as [[Havok (software)|Havok FX]] was to take advantage of multi-GPU technology from [[ATI Technologies|ATI]] ([[AMD CrossFire]]) and [[NVIDIA]] ([[Scalable Link Interface|SLI]]) using existing cards to accelerate certain physics calculations.<ref>[http://www.havok.com/content/view/187/77/ Havok FX product information] {{webarchive|url=https://web.archive.org/web/20070302132522/http://www.havok.com/content/view/187/77/ |date=2007-03-02 }}</ref>
Line 52:
==PPU vs. GPUs==
The drive toward [[GPGPU]] has made GPUs more suitable for the job of a PPU; DX10 added integer data types, unified shader architecture, and a geometry shader stage which allows a broader range of algorithms to be implemented; Modern GPUs support [[compute shader]]s, which run across an indexed space and don't require any graphical resources, just general purpose data buffers. NVidia [[CUDA]] provides a little more in the way of inter-thread communication and [[Scratchpad memory|scratchpad-style workspace]] associated with the threads.
Nonetheless GPUs are built around a larger number of longer latency, slower threads, and designed around texture and framebuffer data paths, and poor branching performance; this distinguishes them from PPUs and [[Cell (microprocessor)|Cell]] as being less well optimized for taking over game world simulation tasks.
The [[Sieve C++ Parallel Programming System|Codeplay Sieve compiler]] supports the PPU, indicating that the Ageia physX chip would be suitable for GPGPU type tasks. However Ageia seem unlikely to pursue this market.
== PS2 – VU0 ==
Line 70 ⟶ 64:
==See also==
* [[adapteva]]
* [[Digital signal processor]]
* [[General-purpose computing on graphics processing units (software)|General-purpose computing on graphics processing units]] (GPGPU) – for applications of existing GPUs to the same physics problems PPUs are designed for
* [[Microsoft Robotics Studio]]
* [[OpenCL]]
* [[Scratchpad RAM]] – relevant to the distributed memory architecture of the Ageia PhysX PPU
* [[Vision processing unit]]
▲* [https://www.digipart.com/part/UA6528 UA6528 Price & Stock]
==References==
| |||