Template:Parallel computing: Difference between revisions

Content deleted Content added
m Reverted edit by The Banner (talk) to last version by Tiggerjay
 
(21 intermediate revisions by 16 users not shown)
Line 6:
 
| group1 = General
| list1 =
* [[Distributed computing]]
* [[Parallel computing]]
* [[Parallel Extensions#PLINQ|PLINQalgorithm]]
* [[Massively parallel]]
* [[Cloud computing]]
* [[Supercomputer|High-performance computing]]
* [[Multiprocessing]]
* [[Manycore processor]]
Line 23 ⟶ 24:
* [[Instruction-level parallelism|Instruction]]
* [[Task parallelism|Thread]]
* [[Task parallelism|Task]]
* [[Data parallelism|Data]]
* [[Memory-level parallelism|Memory]]
* [[Loop-level parallelism|Loop]]
* [[Pipeline (computing)|Pipeline]]
 
| group3 = [[Multithreading (computer architecture)|Multithreading]]
| list3 =
* [[Temporal multithreading|Temporal]]
* [[Simultaneous multithreading|Simultaneous]] (SMT)
* [[Simultaneous and heterogeneous multithreading|Simultaneous and heterogenous]]
* [[Speculative multithreading|Speculative]] (SpMT)
* [[Preemption (computing)|Preemptive]]
* [[Computer multitasking#Cooperative multitasking|Cooperative]]
* [[Bulldozer (microarchitecture)#Bulldozer core|Clustered Multimulti-Threadthread]] (CMT)
* [[Hardware scout]]
 
| group4 = Theory
| list4 =
* [[Parallel random-access machineRAM|PRAM model]]
* [[Parallel external memory|PEM Modelmodel]]
* [[Analysis of parallel algorithms]]
* [[Amdahl's law]]
Line 56 ⟶ 59:
* [[Fiber (computer science)|Fiber]]
* [[Instruction window]]
* [[Array (data structure)|Array]]
 
| group6 = Coordination
| list6 =
* [[Multiprocessing]]
* [[Memory coherence|Memory coherency]]
* [[Cache coherence|Cache coherency]]
* [[Cache invalidation]]
* [[Barrier (computer science)|Barrier]]
Line 81 ⟶ 84:
| list8 =
* [[Flynn's taxonomy]]
** [[Single instruction, single data|SISD]]
** [[Single instruction, multiple data|SIMD]]
*** [[Single instruction, multiple threads|SIMTArray processing]] (SIMT)
*** [[Flynn's taxonomy#Pipelined processor|Pipelined processing]]
** [[MISD]]
*** [[Flynn's taxonomy#Associative processor|Associative processing]]
** [[MIMD]]
** [[Multiple instruction, single data|MISD]]
*[[Dataflow architecture]]
** [[Multiple instruction, multiple data|MIMD]]
* [[Dataflow architecture]]
* [[Instruction pipelining|Pipelined processor]]
* [[Superscalar processor]]
Line 100 ⟶ 105:
** [[Non-uniform memory access|NUMA]]
** [[Cache-only memory architecture|COMA]]
* [[Massively parallel|Massively parallel]] computer]]
* [[Computer cluster]]
** [[Beowulf cluster]]
* [[Grid computing|Grid computer]]
* [[Hardware acceleration]]
 
| group9 = [[Application programming interface|API]]s
| list9 =
* [[Ateji PX]]
* [[Boost (C++ libraries)#Multithreading – Boost.Thread|Boost.Thread]]
* [[Chapel (programming language)|Chapel]]
* [[Charm%2B%2B| Charm++HPX]]
** [[MIMDCharm++]]
* [[Cilk]]
* [[Coarray Fortran]]
* [[CUDA]]
* [[Dryad (programming)|Dryad]]
* [[C++ AMP]]
* [[Global Arrays]]
* [[GPUOpen]]
* [[Message Passing Interface|MPI]]
* [[OpenMP]]
* [[OpenCL]]
* [[OpenHMPP]]
* [[OpenACC]]
* [[Parallel Extensions#Task Parallel Library|TPL]]
* [[Parallel Extensions#PLINQ|PLINQ]]
* [[Parallel Virtual Machine|PVM]]
* [[POSIX Threadspthreads]]
* [[RaftLib]]
** [[MISDROCm]]
* [[Unified Parallel C|UPC]]
* [[Threading Building Blocks|TBB]]
Line 133 ⟶ 141:
| group10 = Problems
| list10 =
<!--* [[Dark bandwidth]]-->
* [[Automatic parallelization]]
* [[Deadlock (computer science)|Deadlock]]
* [[Deadlock#Livelock|Livelock]]
* [[Deterministic algorithm]]
* [[Embarrassingly parallel]]
* [[Parallel slowdown]]
* [[Race_condition#Computing|Race condition]]
* [[Software lockout]]
* [[Scalability]]
* [[Starvation (computer science)|Starvation]]
 
| below =
* {{category-inline|parallelParallel computing}}
* {{icon|Commons}} Media related to [[c:Category:Parallel_computing|Parallel computing]] at Wikimedia Commons
}}<noinclude>{{doc|content=
{{collapsible option}}
 
==See also==
*{{tl|CPUProcessor technologies}}
 
[[Category:Computing navigational boxes]]
[[Category:Parallel computing|τ]]
}}</noinclude>