Content deleted Content added
{{complang|verilog|verilog}} |
-supercat |
||
Line 4:
| id-s = 10
| info = This user is a '''[[:Category:User verilog-1|beginning]] [[Verilog]]''' chip designer.
| usercategory
| nocat = {{{nocat|}}}
}}<noinclude>
| |||