Content deleted Content added
LouScheffer (talk | contribs) →Length of simulation: Add another reference |
Citation bot (talk | contribs) Alter: template type. Add: series. Removed parameters. Some additions/deletions were parameter name changes. | Use this bot. Report bugs. | Suggested by Headbomb | #UCB_toolbar |
||
| (2 intermediate revisions by 2 users not shown) | |||
Line 4:
==Use in verification==
Logic simulation may be used as part of the [[Verification and validation|verification]] process in designing hardware.<ref name="ResearchGate">{{cite
Simulations have the advantage of providing a familiar look and feel to the user in that it is constructed from the same language and symbols used in design. By allowing the user to interact directly with the design, simulation is a natural way for the designer to get feedback on their design.
Line 19:
|author=Wang, Tsu-Hua and Tan, Chong Guan
|conference=1995 IEEE International Verilog HDL Conference
|pages=
|year=1995
|publisher=IEEE
|url=https://ieeexplore.ieee.org
functional coverage, finite state machine (FSM) coverage, and many other metrics.<ref>{{cite conference
|title=Coverage analysis techniques for HDL design validation
|author=Jou, Jing-Yang and Liu, Chien-Nan Jimmy
|conference=Asia Pacific CHip Design Languages
|pages=
|year=1999
|url=https://www.researchgate.net
== Event simulation versus cycle simulation ==
| |||