Content deleted Content added
Nick Levine (talk | contribs) m Reverted 1 edit by 2600:6C67:2800:35B:C0E4:1EDE:325C:C0C5 (talk) to last revision by Beland |
Citation bot (talk | contribs) Alter: title, pages, template type. Add: isbn, chapter-url, chapter, authors 1-1. Removed or converted URL. Removed parameters. Some additions/deletions were parameter name changes. | Use this bot. Report bugs. | Suggested by Headbomb | #UCB_toolbar |
||
(6 intermediate revisions by 5 users not shown) | |||
Line 1:
{{multiple issues|
{{Technical|date=April 2024}}
{{More citations needed|date=April 2023}}
}}
{{Short description|Type of integrated circuit}}
[[File:ZX81 ULA.jpg|thumb|Sinclair ZX81 ULA]]
A '''gate array''' is an approach to the design and manufacture of [[application-specific integrated circuit]]s (ASICs) using a [[semiconductor device fabrication|prefabricated]] chip with components that are later interconnected into logic devices (e.g. [[NAND gate]]s, [[Flip-flop (electronics)|flip-flops]], etc.) according to custom order by adding metal interconnect layers in the factory. It was popular during the upheaval in the semiconductor industry in the 1980s, and its usage declined by the end of the 1990s.<ref>{{Cite book |last1=Pearson |first1=Ed |last2=Bethel |first2=Cindy L. |chapter=A design review: Concepts for mitigating SQL injection attacks |date=April 2016 |title=2016 4th International Symposium on Digital Forensic and Security (ISDFS) |chapter-url=https://doi.org/10.1109/isdfs.2016.7473537 |publisher=IEEE |pages=169 |doi=10.1109/isdfs.2016.7473537 |isbn=978-1-4673-9865-7 }}</ref>
Similar technologies have also been employed to design and manufacture analog, analog-digital, and structured arrays, but, in general, these are not called gate arrays.
Gate arrays have also been known as '''uncommitted logic
== History ==
Line 25 ⟶ 27:
[[File:Timex Sinclair 1000 Motherboard BL (cropped Ferranti ULA).jpg|thumb|Ferranti {{abbr|ULA|Uncommitted Logic Array}} 2C210E on a [[Timex Sinclair 1000]] motherboard]]
Early gate arrays were low-performance and relatively large and expensive compared to state-of-the-art n-MOS technology then being used for custom chips. CMOS technology was being driven by very low-power applications such as watch chips and battery-operated portable instrumentation, not performance. They were also well under the performance of the existing dominant logic technology, [[transistor–transistor logic
By the early 1980s, gate arrays were starting to move out of their niche applications to the general market. Several factors in technology and markets were converging. Size and performance were increasing; automation was maturing; the technology became "hot" when in 1981 IBM introduced its new flagship [[IBM 308X|3081]] mainframe with CPU comprising gate arrays
In 1981, [[Wilfred Corrigan]], Bill O'Meara, Rob Walker, and Mitchell "Mick" Bohn founded [[LSI Corporation|LSI Logic]].<ref>{{Cite book|url=http://www.computerhistory.org/collections/catalog/102746194|title=LSI Logic oral history panel |publisher=Computer History Museum|date=30 November 2011 |access-date=2018-01-28}}</ref> Their initial intention was to commercialize emitter coupled logic gate arrays, but discovered the market was quickly moving towards CMOS. Instead, they licensed CDI's silicon gate CMOS line as a second source. This product established them in the market while they developed their own proprietary 5-micron 2-layer metal line. This latter product line was the first commercial gate array product amenable to full automation. LSI developed a suite of proprietary development tools that allowed users to design their own chip from their own facility by remote login to LSI Logic's system.
|