Content deleted Content added
Thumperward (talk | contribs) kill off some redundancy |
Guy Harris (talk | contribs) →External links: Update link for IBM announcement letter. |
||
(7 intermediate revisions by 5 users not shown) | |||
Line 7:
== History ==
{{section rewrite|date=December 2024}}
[[IBM]] developed the concept of [[hypervisor]]s ([[virtual machine]]s in [[IBM CP-40|CP-40]] and [[CP-67]]) and in 1972 provided it for the [[IBM System/370|S/370]] as [[VM (operating system)|Virtual Machine Facility/370]].<ref>{{
cite book |url=http://www.vm.ibm.com/pubs/HCSF8A50.PDF |title=z/VMbuilt on IBM Virtualization Technology General Information Version 4 Release 3.0 |id=GC24-5991-04 |date=2002-04-12 |publisher=[[IBM]]}}</ref> IBM introduced the Start Interpretive Execution (SIE) instruction (designed specifically for the execution of virtual machines) in 1983 as part of [[IBM System/370-XA|370-XA]] architecture on the [[IBM 3081]], as well as VM/XA versions of VM to exploit it.
[[Amdahl Corporation]]'s Multiple Domain Facility (MDF) was introduced in 1982.<ref>{{cite journal |last1=Doran |first1=R.W. |title=Amdahl multiple-___domain architecture |journal=Computer |date=October 1988 |volume=21 |issue=10 |pages=20–28 |doi=10.1109/2.7054 |s2cid=1738798 |url=http://www-ti.informatik.uni-tuebingen.de/~spruth/edumirror/xx067.pdf |archive-url=https://web.archive.org/web/20170829211626/http://www-ti.informatik.uni-tuebingen.de/~spruth/edumirror/xx067.pdf |archive-date=2017-08-29}}</ref> IBM introduced its functionally similar PR/SM in 1988, implemented on its [[ESA/370]] architecture released that year with the [[IBM 3090]] processors.<ref>{{cite web|url=http://www.redbooks.ibm.com/redpapers/pdfs/redp5157.pdf|title=IBM Z Functional Matrix|author1=Frank Packheiser|author2=Octavian Lascu|author3=Bill White|page=18|publisher=[[IBM]]|date=2018}}</ref> PR/SM (Processor Resource/System Manager) is a type-1 [[Hypervisor]] (a [[virtual machine]] monitor) that allows multiple logical partitions to share physical resources such as [[Central processing unit|CPU]]s, memory, [[Channel I/O|I/O channels]] and LAN interfaces; the LPARs can share I/O devices such as [[direct access storage device]]s (DASD). Initially,
MDF-based LPAR technology continued to be developed separately by Amdahl, and [[Hitachi Data Systems]] in part for their implementations of the new ESA/370 architecture, which featured the introduction of [[access registers]] that allowed use of multiple [[data space]]s addressable by a single [[address space]].
IBM introduced a related, simplified, optional feature called [[Dynamic Partition Manager]] (DPM) on its IBM z13 and first generation IBM LinuxONE machines. DPM provides Web-based user interfaces for many LPAR-related configuration and monitoring tasks.▼
▲IBM introduced a related, simplified, optional feature called [[Dynamic Partition Manager]] (DPM) on its IBM z13 and first generation IBM LinuxONE machines. DPM provides Web-based user interfaces for many LPAR-related configuration and monitoring tasks.
z/VM supports the z/Architecture [[HiperSockets]] function for high-speed [[TCP/IP]] communication among virtual machines and logical partitions (LPARs) within the same IBM zSeries server. This function uses an adaptation of the Queued-Direct Input/Output (QDIO) high-speed I/O protocol.
IBM
Multiple operating systems are compatible with LPARs, including [[z/OS]], [[z/VM]], [[z/VSE]], and [[z/TPF]] on mainframes, [[AIX operating system|AIX]] and [[IBM i]] on IBM Power Systems, and [[Linux]] on both.
In [[disk array|storage systems]], such as the IBM TotalStorage DS8000, LPARs allow for multiple virtual instances of a storage array to exist within a single physical array.
In early 2010 [[Fujitsu]] announced availability of its [[x86-64]] PRIMEQUEST line of servers,<ref>{{citation |url=http://www.fujitsu.com/global/news/pr/archives/month/2010/20100331-01.html |title=Fujitsu Upgrades Lineup of PRIMEQUEST Mission-Critical Servers}}</ref> which support LPARs. In late 2011, [[Hitachi]] announced availability of CB2000 and CB320 blade systems,<ref>{{citation | url=http://www.hitachi.com/rev/archive/2012/__icsFiles/afieldfile/2012/03/26/r2012_02_104.pdf | title=Logical Partitioning Feature of CB Series Xeon servers Suitable for Robust and Reliable Cloud | archive-url=https://web.archive.org/web/20120914083641/http://www.hitachi.com/rev/archive/2012/__icsFiles/afieldfile/2012/03/26/r2012_02_104.pdf | archive-date=2012-09-14 |author1=Hitoshi Ueno |author2=Shinichi Matsumura | journal=Hitachi Review |volume=61 |date=2012 |issue=2}}</ref> which support LPAR on [[x86-64]] hardware.
== Hardware partitioning ==
Line 52 ⟶ 58:
* [https://web.archive.org/web/20110617113238/http://www.redbooks.ibm.com/redpieces/pdfs/sg247803.pdf Security on the Mainframe], December 2009, by Karan Singh, Chapter 4. Virtualization, page 24 and page 83.
* [https://
* [
* [https://public.dhe.ibm.com/systems/power/docs/hw/p9/p9hat.pdf Power Systems Logical partitioning]
* [https://web.archive.org/web/20120304165859/http://www.hds.com/assets/pdf/hitachi-datasheet-compute-blade-logical-partitioning-lpar.pdf Hitachi Compute Blade LPARs]
* [http://www.fujitsu.com/downloads/PRMPWR/wp-xpar.pdf Fujitsu XPARs (SPARC)] and [http://www.fujitsu.com/global/services/computing/server/primequest/technology/io-partitioning.html "Flexible I/O and Partitioning" (x86_64)]
|