Template:Infobox CPU architecture/doc: Difference between revisions

Revision as of 22:55, 12 January 2018

Latest revision as of 09:26, 21 October 2024

(16 intermediate revisions by 11 users not shown)

Line 1:

{{Documentation subpage}}

<!-- Please place categories where indicated at the bottom of this page and interwikis at Wikidata (see [[Wikipedia:Wikidata]]) -->

<!-- PLEASE ADD CATEGORIES AND INTERWIKIS AT THE BOTTOM OF THIS PAGE -->

This template is for CPU architectures.

{{Lua|Module:Infobox|Module:InfoboxImage|Module:Check for unknown parameters}}

This template is for CPU architectures[[instruction set architecture]]s.

=== Usage ===

<syntaxhighlight lang="wikitext">

<pre>

{{Infobox CPU architecture

| name =

| designerimage =

| address image_size =

| bitsalt =

| introducedcaption =

| versiondesigner =

| designbits =

| type introduced =

| encodingversion =

| branchingdesign =

| endiannesstype =

| pageencoding size =

| extensionsbranching =

| open endianness =

| registerspage size =

| gpr extensions =

| fpropen =

| predecessor =

| successor =

| registers =

| gpr =

| fpr =

| vpr =

}}

</syntaxhighlight>

</pre>

=== Description ===

<syntaxhighlight lang="wikitext">

<pre>

{{Infobox CPU architecture

| name = Name of architecture, e.g. x86, SPARC, PowerPC, MIPS, ARM

| designer = Designer of the architecture

| addressbits = Width of addressaccumulator/general registers/stack bustop, e.g. 32-bit, 64-bit

| introduced = Year introduced

| bits = Width of accumulator/general registers/stack top, e.g. 32-bit, 64-bit

| version = Version/revision of architecture/ISA

| introduced = Year introduced

| design = Design strategy, e.g. RISC, CISC

| version = Version/revision of architecture/ISA

| designtype = DesignType strategyof architecture, e.g. RISCRegister-Register, Register-Memory, CISCMemory-Memory

| encoding = Instruction set encoding, e.g. Fixed or Variable

| type = Type of architecture, e.g. Register-Register, Register-Memory, Memory-Memory

| branching = Branching evaluation, e.g. Condition register, Condition code, Compare and branch

| encoding = Instruction set encoding, e.g. Fixed or Variable

| endianness = Byte ordering, i.e. Little, Big, Bi

| branching = Branching evaluation, e.g. Condition register, Condition code, Compare and branch

| page size = Primary size of page, i.e. 4 KiB, 2 MiB, 1 GiB; does not include "huge pages" and other extensions

| endianness = Byte ordering, i.e. Little, Big, Bi

| extensions = ISA extensions, i.e. MMX, SSE, AltiVec, etc

| page size = Primary size of page, i.e. 4 KiB, 2 MiB, 1 GiB; does not include "huge pages" and other extensions

| predecessor = Earlier architecture(s) this one is based on, if it has a separate page

| extensions = ISA extensions, i.e. MMX, SSE, AltiVec, etc

| successor = Later architecture(s) based primarily on this one, if it has a separate page

| open = Is the architecture open or not? (as in free or proprietary)

| registers = Number and size of processor registers

| registers = Number and size of processor registers
| gpr = Number of general-purpose registers (and size, if not indicated by bits=)

| fpr = Number of floating-point registers (and size, if not indicated by bits=)

| vpr = Number of vector registers (and size, if not indicated by bits=)

}}

</syntaxhighlight>

</pre>

All fields are optional.

Line 54 ⟶ 65:

| name = SPARC

| designer = [[Sun Microsystems]]

| address = 64-bit (32 → 64)

| bits = 64-bit (32 → 64)

| introduced = 1985

Line 67 ⟶ 77:

| open = Yes

| gpr = 31 (G0 = 0; non-global registers use [[register window]]s)

| fpr = 32

}}

<syntaxhighlight lang="wikitext">

<pre>

{{Infobox CPU architecture

| name = SPARC

| designer = [[Sun Microsystems]]

| address = 64-bit (32 → 64)

| bits = 64-bit (32 → 64)

| introduced = 1985

Line 88 ⟶ 97:

| fpr = 32

}}

</syntaxhighlight>

</pre>

=== Parameters ===

Line 94 ⟶ 103:

; name: Name of architecture, e.g. x86, SPARC, PowerPC, MIPS, ARM

; designer: Designer of the architecture

; address: Width of address bus, e.g. 32-bit, 64-bit

; bits: Width of accumulator/general registers/stack top, e.g. 32-bit, 64-bit

; introduced: Year introduced

Line 106 ⟶ 114:

; extensions: ISA extensions, e.g. MMX, SSE, AltiVec

; open: Is the architecture open or not? (as in free or proprietary)

; predecessor: Earlier architecture(s) this one is based on, if it has a separate page

; successor: Later architecture(s) based primarily on this one, if it has a separate page

; registers: Number and size of processor registers

; gpr: Number of general-purpose registers (and size, if not indicated by bits=)

; fpr: Number of floating-point registers (and size, if not indicated by bits=)

; vpr: Number of vector registers (and size, if not indicated by bits=)

=== See also ===

* {{Ltstl|Infobox CPU}} — for [[central processing unit]]s

* {{Ltstl|Infobox CPU series}}
* {{tl|Infobox computer hardware bus}} — for [[Bus (computing)|computer bus]]es

<includeonly>{{Sandbox other||

<!-- CATEGORIES AND INTERWIKIS HERE, THANKS -->

[[Category:Computer hardware infobox templates|CPU architecture]]

}}</includeonly>