Content deleted Content added
→Memory access: improved wording |
Indolering (talk | contribs) Added link to Iron law of performance, because I know it has something to do with RISC pipelining but not enough to comment intelligently. |
||
Line 163:
Another strategy to handle suspend/resume is to reuse the exception logic. The machine takes an exception on the offending instruction, and all further instructions are invalidated. When the cache has been filled with the necessary data, the instruction that caused the cache miss restarts. To expedite data cache miss handling, the instruction can be restarted so that its access cycle happens one cycle after the data cache is filled.
== See Also ==
* [[Iron law of processor performance]]
== References ==
| |||