Content deleted Content added
→Hexa-channel architecture: fill 1 bare URL ref |
Importing Wikidata short description: "Computer memory architecture that increases bandwidth by attaching multiple memory channels to the DRAM controller" (Shortdesc helper) |
||
Line 1:
{{Short description|Computer memory architecture that increases bandwidth by attaching multiple memory channels to the DRAM controller}}
{{multiple issues|
{{confusing |date=October 2011}}
| |||