Content deleted Content added
Citation bot (talk | contribs) Alter: url. URLs might have been anonymized. | Use this bot. Report bugs. | Suggested by AManWithNoPlan | #UCB_webform 2053/2200 |
→Use in verification: Adding a reference from Journal to support its use in verification. This reference contains a lot of information which can also be used to help the remainder of the article |
||
Line 4:
==Use in verification==
Logic simulation may be used as part of the [[Verification and validation|verification]] process in designing hardware.<ref name="ResearchGate">{{cite journal |last1=Bombieri |first1=Nicola |last2=Fummi |first2=Franco |last3=Pravadelli |first3=Graziano |title=Hardware Design and Simulation for Verification |journal=Lecture Notes in Computer Science |date=May 2006 |pages=1-29 |url=https://www.researchgate.net/publication/221224340_Hardware_Design_and_Simulation_for_Verification}}</ref>
Simulations have the advantage of providing a familiar look and feel to the user in that it is constructed from the same language and symbols used in design. By allowing the user to interact directly with the design, simulation is a natural way for the designer to get feedback on their design.
| |||