Soft microprocessor: Difference between revisions

Revision as of 20:26, 11 March 2023

Revision as of 13:06, 14 April 2023

Line 33:

</ref> This is one way to implement [[Massively parallel|massive parallelism]] in computing and can likewise be applied to [[In-memory processing|in-memory computing]].

A soft microprocessor and its surrounding peripherals implemented in a FPGA is less vulnerable to obsolescence than a discrete processor.<ref>{{Cite web

| author=Joe DeLaere.

[ | url=https://www.altera.com/content/dam/altera-www/global/en_US/pdfs/literature/wp/wp-01255-top-7-reasons-to-replace-your-microcontroller-with-a-max-10-fpga.pdf
| title="Top 7 Reasons to Replace Your Microcontroller with a MAX 10 FPGA"].}}

</ref><ref>{{Cite web

| authors=John Swan; Tomek Krzyzak.

[ | url=http://www.embedded.com/print/4015159
| title="Using FPGAs to avoid microprocessor obsolescence"].

| date=2008

| archive-url=http://web.archive.org/web/20161013004106/http://www.embedded.com/print/4015159

</ref><ref>

| archive-date=2016-01-30

}}</ref><ref>

{{Cite web|url=https://www.electronicsweekly.com/news/products/fpga-news/fpga-processor-ip-needs-to-be-supported-2010-02/|title=FPGA processor IP needs to be supported|last=Staff|date=2010-02-03|website=Electronics Weekly|language=en-GB|access-date=2019-04-03}}

</ref>