Atmel AVR instruction set: Difference between revisions

Content deleted Content added
m Instruction list: font-size:95%
m Instruction list: rm indents
Line 266:
|-
|valign=top|{{#tag:syntaxhighlight|
ADD Rd, Rr
ADC Rd, Rr
ADIW Rp+1:Rp, K6
 
SUB Rd, Rr
SUBI Rdh, K8
SBC Rd, Rr
SBCI Rdh, K8
SBIW Rp+1:Rp, K6
 
INC Rd
DEC Rd
 
AND Rd, Rr
ANDI Rdh, K8
OR Rd, Rr
ORI Rdh, K8
|lang="nasm"|style=font-size:95%}} <!--
<S> CLR Rd </S> (EOR)
<S> SER Rdh </S> (LDI)
<S> SBR Rdh, K8 </S> (ORI)
<S> CBR Rdh, K8 </S> (ANDI)
<S> TST Rd </S> (AND)
!-->
{{#tag:syntaxhighlight|
COM Rd
NEG Rd
CP Rd, Rr
CPC Rd, Rr
CPI Rdh, K8
SWAP Rd
|lang="nasm"|style=font-size:95%}} <!--
<S> LSL Rd </S> (ADD) !--><!--
<S> ROL Rd </S> (ADC) !-->
{{#tag:syntaxhighlight|
 
LSR Rd
ROR Rd
ASR Rd
|lang="nasm"|style=font-size:95%}}
{{#tag:syntaxhighlight|
MUL Rd, Rr
MULS Rdh, Rrh
MULSU Rdq, Rrq
FMUL Rdq, Rrq
FMULS Rdq, Rrq
FMULSU Rdq, Rrq
|lang="nasm"|style=font-size:95%}}
|valign=top|{{#tag:syntaxhighlight|
BSET s
BCLR s
SBI IO5, b
CBI IO5, b
BST Rd, b
BLD Rd, b
 
NOP
BREAK
SLEEP
WDR
|lang="nasm"|style=font-size:95%}}
|valign=top|{{#tag:syntaxhighlight|
MOV Rd, Rr
MOVW Rd+1:Rd, Rr+1:Rr
 
IN Rd, IO6
OUT IO6, Rr
 
PUSH Rr
POP Rr
 
LDI Rdh, K8
LDS Rd, D16
 
LD Rd, X
LDD Rd, YZ+K6
LD Rd, -XYZ
LD Rd, XYZ+
 
STS D16, Rr
 
ST X, Rr
STD YZ+K6, Rr
ST -XYZ, Rr
ST XYZ+, Rr
 
LPM
LPM Rd, Z
LPM Rd, Z+
ELPM
ELPM Rd, Z
ELPM Rd, Z+
 
SPM
|lang="nasm"|style=font-size:95%}}
|valign=top|{{#tag:syntaxhighlight|
RJMP S12
IJMP
EIJMP
JMP P22
|lang="nasm"|style=font-size:95%}}
|valign=top|{{#tag:syntaxhighlight|
CPSE Rd, Rr
 
SBRC Rr, b
SBRS Rr, b
 
SBIC IO5, b
SBIS IO5, b
 
BRBC s, S7
BRBS s, S7
|lang="nasm"|style=font-size:95%}}
|valign=top|{{#tag:syntaxhighlight|
RCALL S12
ICALL
EICALL
CALL P22
 
RET
RETI
|lang="nasm"|style=font-size:95%}}
|}