Content deleted Content added
added Dodeca-channel architecture |
Rescuing 2 sources and tagging 0 as dead.) #IABot (v2.0.9.5) (Maxim Masiutin - 17933 |
||
Line 8:
In the fields of [[digital electronics]] and [[computer hardware]], '''multi-channel memory architecture''' is a technology that increases the data transfer rate between the [[DRAM]] memory and the [[memory controller]] by adding more channels of communication between them. Theoretically, this multiplies the data rate by exactly the number of channels present. Dual-channel memory employs two channels. The technique goes back as far as the 1960s having been used in [[IBM System/360 Model 91]] and in [[CDC 6600]].<ref name="JacobNg2007">{{cite book| first1=Bruce | last1 = Jacob | first2 = Spencer | last2 = Ng | first3=David | last3 = Wang|title= Memory systems: cache, DRAM, disk|year = 2007 | publisher = Morgan Kaufmann|isbn=978-0-12-379751-3|page= 318}}</ref>
Modern high-end desktop and workstation processors such as the [[Advanced Micro Devices|AMD]] [[Ryzen Threadripper]] series and the [[Intel]] [[List of Intel Core i9 processors|Core i9 Extreme Edition]] lineup support quad-channel memory. Server processors from the AMD [[Epyc]] series and the Intel [[Xeon]] platforms give support to memory bandwidth starting from quad-channel module layout to up to octa-channel layout.<ref>{{Cite web|last=jpringle|date=September 12, 2017|title=Benchmarking Epyc, Ryzen, and Xeon: Tyranny of Memory|url=https://www.myroms.org/forum/viewtopic.php?p=18295|access-date=April 23, 2021|website=[[Regional Ocean Modeling System]]}}</ref> In March 2010, AMD released [[Socket G34]] and Magny-Cours Opteron 6100 series<ref name = Opteron6100>{{cite web | publisher = AMD | title = Opteron 6000 Series Platform Quick Reference Guide | url = http://sites.amd.com/us/documents/48101a_opteron%20_6000_qrg_rd2.pdf | access-date = 2012-10-15 | archive-url = https://web.archive.org/web/20120512170219/http://sites.amd.com/us/Documents/48101A_Opteron%20_6000_QRG_RD2.pdf | archive-date = 2012-05-12 | url-status = dead }}</ref> processors with support for quad-channel memory. In 2006, Intel released chipsets that support quad-channel memory for its [[LGA771]] platform<ref>{{Citation | url = http://ark.intel.com/products/27746/Intel-5000P-Memory-Controller | publisher = Intel | title = 5000P memory controller}}.</ref> and later in 2011 for its [[LGA2011]] platform.<ref>{{Citation | url = http://www.techpowerup.com/138087/Intel-LGA2011-Socket-X68-Express-Chipset-Pictured.html | title = Intel LGA2011 socket x68 express chipset pictured | publisher = Tech power up}}.</ref> Microcomputer chipsets with even more channels were designed; for example, the chipset in the [[AlphaStation]] 600 (1995) supports eight-channel memory, but the [[backplane]] of the machine limited operation to four channels.<ref>{{Citation | journal = HP | url = http://www.hpl.hp.com/hpjournal/dtj/vol7num1/vol7num1art7.txt | title = The Design and Verification of the AlphaStation 600 5-series Workstation | volume = 7 | number = 1 | author1 = John H. Zurawski | author2 = John E. Murray | author3 = Paul J. Lemmon | access-date = 2011-10-19 | archive-date = 2021-02-25 | archive-url = https://web.archive.org/web/20210225050210/https://www.hpl.hp.com/hpjournal/dtj/vol7num1/vol7num1art7.txt | url-status = dead }}.</ref> <!-- TO-DO: Cite a machine where they actually used 8 channels. -->
== Dual-channel architecture ==
Line 64:
When operating in triple-channel mode, [[memory latency]] is reduced due to interleaving, meaning that each module is accessed sequentially for smaller bits of data rather than completely filling up one module before accessing the next one. Data is spread amongst the modules in an alternating pattern, potentially tripling available memory bandwidth for the same amount of data, as opposed to storing it all on one module.
The architecture can only be used when all three, or a multiple of three, memory modules are identical in capacity and speed, and are placed in three-channel slots. When two memory modules are installed, the architecture will operate in dual-channel architecture mode.<ref name="support.intel.com">{{Citation|title=Desktop Boards – Triple Memory Modules|url=http://support.intel.com/support/motherboards/desktop/sb/CS-011965.htm#triple|publisher=Intel|access-date=2011-10-01|archive-date=2009-03-08|archive-url=https://web.archive.org/web/20090308093852/http://support.intel.com/support/motherboards/desktop/sb/CS-011965.htm#triple|url-status=dead}}, [https://www.intel.com/content/www/us/en/support/articles/000005657/boards-and-kits.html Single- and Multichannel Memory Modes]</ref>
=== Supporting processors ===
| |||