Heterogeneous System Architecture: Difference between revisions

Revision as of 18:41, 19 December 2023

Revision as of 19:21, 29 December 2023

Line 17:

| height = 190

| align = center

| lines = 3

| File:HSA – using the GPU without HSA.svg

| Steps performed when offloading calculations to the [[Graphics processing unit|GPU]] on a non-HSA system

Line 29 ⟶ 27:

==Overview==

{{RefimproveMore citations needed section|date=May 2014}}

Originally introduced by [[embedded system]]s such as the [[Cell Broadband Engine]], sharing system memory directly between multiple system actors makes heterogeneous computing more mainstream. Heterogeneous computing itself refers to systems that contain multiple processing units{{snd}} [[central processing unit]]s (CPUs), [[graphics processing unit]]s (GPUs), [[digital signal processor]]s (DSPs), or any type of [[application-specific integrated circuit]]s (ASICs). The system architecture allows any accelerator, for instance a [[GPU|graphics processor]], to operate at the same processing level as the system's CPU.

Line 65 ⟶ 63:

| height = 190

| align = center

| lines = 3

| File:Desktop computer bus bandwidths.svg

| Standard architecture with a discrete [[graphics card|GPU]] attached to the [[PCI Express]] bus. [[Zero-copy]] between the GPU and CPU is not possible due to distinct physical memories.

Line 117 ⟶ 113:

==Hardware support==

===AMD===

{{As of|2015|2}}, only AMD's "Kaveri" A-series APUs (cf. [[List of AMD Accelerated Processing Unit microprocessors#"Kaveri" (2014, 28 nm)|"Kaveri" desktop processors]] and [[List of AMD Accelerated Processing Unit microprocessors#"Kaveri" 2014, 28 nm|"Kaveri" mobile processors]]) and Sony's [[PlayStation 4]] allowed the [[Graphics processing unit#Integrated_graphicsIntegrated graphics|integrated GPU]] to access memory via version 2 of the AMD's IOMMU. Earlier APUs (Trinity and Richland) included the version 2 IOMMU functionality, but only for use by an external GPU connected via PCI Express.{{Citation needed|date=June 2016}}

Post-2015 Carrizo and Bristol Ridge APUs also include the version 2 IOMMU functionality for the integrated GPU.{{Citation needed|date=June 2016}}

Line 142 ⟶ 138:

* [http://www-conf.slac.stanford.edu/xldb2012/talks/xldb2012_wed_1400_MichaelHouston.pdf 2012 – HSA by Michael Houston]

{{Use dmy dates|date=July 2019}}

[[Category:Heterogeneous System Architecture| ]]