Classic RISC pipeline: Difference between revisions

Content deleted Content added
Control hazards: Clarify that instruction placed in delay slot is not always executed.
YiFeiBot (talk | contribs)
m Bot: Migrating 1 langlinks, now provided by Wikidata on d:q17163118
Line 178:
[[Category:Instruction processing|Pipeline Classic RISC]]
[[Category:Superscalar microprocessors]]
 
[[fa:خط لوله کلاسیک]]