Content deleted Content added
No edit summary |
Em3rgent0rdr (talk | contribs) →Operation: hyperlink first instance of this term |
||
Line 50:
| {{center|SCLK}} || {{center|Serial Clock}} || [[Clock signal]] from main (master).
|-
| {{center|MOSI}} || {{center|Main Out, Sub In<br/>(master out, slave in)}} || [[Serial communication|Serial data]] from main (master), [[most-significant bit]] first.
|-
| {{center|MISO}} || {{center|Main In, Sub Out<br/>(master in, slave out)}} || [[Serial communication|Serial data]] from sub (slave), most-significant bit first.
| |||