Segger Microcontroller Systems: Difference between revisions

Revision as of 02:06, 12 November 2024

Revision as of 02:09, 12 November 2024

Line 31:

| style="text-align:left" | J-Trace PRO<br/>(''ARM & RISC-V'') || {{yes|3.0 SS}} || {{yes|1 [[Gbit]]/s}} || None || 1.2V to 5V || {{yes|19-pins<br/>(1.27mm)<br/>(150&nbsp;[[MHz]])}} || {{yes|20-pins<br/>(2.54mm)<br/>(50&nbsp;[[MHz]])}} || {{yes|4 MByte/s}} || 2-pins || All || {{sp}}

|-

| style="text-align:left" | J-Trace PRO Cortex-A/R/M || {{yes|3.0 SS}} || {{yes|1 Gbit/s}} || None || 1.2V to 5V || {{yes|19-pins<br/>(1.27mm)<br/>(150&nbsp;[[MHz]])}} || {{yes|20-pins<br/>(2.54mm)<br/>(50&nbsp;[[MHz]])}} || {{yes|4 MByte/s}} || 2-pins || All || [[File:J-Trace Cortex-ARM 1349x1466 230627.png|95px]]

|-

| style="text-align:left" | J-Trace PRO Cortex-M || {{yes|3.0 SS}} || {{yes|1 Gbit/s}} || None || 1.2V to 5V || {{yes|19-pins<br/>(1.27mm)<br/>(150&nbsp;[[MHz]])}} || {{yes|20-pins<br/>(2.54mm)<br/>(50&nbsp;[[MHz]])}} || {{yes|4 MByte/s}} || 2-pins || All || [[File:J-Trace Cortex-M 1349x1466.png|95px]]