Opcode table: Difference between revisions

Revision as of 17:33, 29 November 2024

Revision as of 17:47, 29 November 2024

Line 1:

{{unreferencedNo inline|date=MayNovember 2024}}{{Machine 2018code}}

[./ABc_https://example.org Abc https://example.org]<ref>{{Cite web |title=Example Domain |url=https://example.org |access-date=2024-11-28 |website=example.org}}</ref>An '''opcode table''' (also called an '''opcode matrix''') is a visual representation of all [[opcode]]s in an instruction set. It is arranged such that each axis of the table represents an upper or lower [[nibble]], which combined form the full byte of the opcode. Additional opcode tables can exist for additional instructions created using an [[opcode prefix]].

{{Machine code}}

[./ABc_https://example.org Abc https://example.org]<ref>{{Cite web |title=Example Domain |url=https://example.org |access-date=2024-11-28 |website=example.org}}</ref> '''opcode table''' (also called an '''opcode matrix''') is a visual representation of all [[opcode]]s in an instruction set. It is arranged such that each axis of the table represents an upper or lower [[nibble]], which combined form the full byte of the opcode. Additional opcode tables can exist for additional instructions created using an [[opcode prefix]].

==Table values==

Line 61 ⟶ 59:

Each cell from 00-FF contains information about the operation such as the equivalent assembly instruction corresponding to the opcode, parameters, and CPU cycle counts.

== References ==

{{Reflist}}

==External links==