Random-access memory: Difference between revisions

Revision as of 23:10, 14 August 2025

Revision as of 23:19, 14 August 2025

Line 330:

|rowspan="2" | {{?}}

|rowspan="2" | CMOS

|rowspan="2" | <ref name="stolstl"/>

|-

|64 kbit

Line 345:

|2,500&nbsp;nm

|NMOS

|<ref name="stolstl"/>

|-

|{{dts|1981|10}}

Line 365:

|[[1.5 μm process|1,500 nm]]

|NMOS (HMOS)

|<ref name="stolstl"/>

|-

|{{dts|1983|2}}

Line 385:

|1,200&nbsp;nm

|CMOS

|<ref name="stolstl"/><ref name="Pimbley"/>

|-

|1987

Line 395:

|{{?}}

|CMOS

|<ref name="stolstl"/>

|-

|{{dts|1987|12}}

Line 415:

|{{?}}

|rowspan="2" | CMOS

|rowspan="2" | <ref name="stolstl"/>

|-

|1992

Line 741:

|CMOS

|{{?}}

| rowspan="2" |<ref name="stolstl">{{cite web|url=http://maltiel-consulting.com/Semiconductor_technology_memory.html|title=Memory|website=STOL (Semiconductor Technology Online)|access-date=25 June 2019|archive-date=2 November 2023|archive-url=https://web.archive.org/web/20231102131915/http://maltiel-consulting.com/Semiconductor_technology_memory.html|url-status=dead}}</ref>

|-

|1993

Line 795:

|CMOS

|{{?}}

|<ref name="stolstl"/>

|-

|1998

Line 815:

|CMOS

|{{?}}

|<ref name="stolstl"/><ref>{{cite web |title=A Study of the DRAM industry |url=https://dspace.mit.edu/bitstream/handle/1721.1/59138/659514510-MIT.pdf |publisher=[[MIT]] |date=8 June 2010 |access-date=29 June 2019}}</ref>

|-

|{{sort|2001|June 2001}}