Cell microprocessor implementations: Difference between revisions

Content deleted Content added
CmdrObot (talk | contribs)
m sp: straighforward→straightforward
m Corrected processor name.
Line 32:
| 512 KiB L2 cache || 10.3 || cache memory for the PPE
|-
| PPE core || 11.1 || Power PCPowerPC processor
|-
| test || 2.0 || unspecified "test and decode logic"