AVR microcontrollers: Difference between revisions

Revision as of 13:08, 26 July 2005

Revision as of 16:10, 30 July 2005

Line 1:

[[Image:Atmel_avr_logo.png|right|150px]]The '''Atmel AVR''' is a family of [[RISC]] [[microcontroller]]s from [[Atmel]]. The AVR architecture was conceived by two students at the [[Norwegian Institute of Technology]] (NTH) and further refined and developed at '''Atmel Norway''', the Atmel daughter company founded by the two chip architects.

The AVR is a [[Harvard architecture]] CPU. It has 32 [[8-bit]] [[processor register|register]]s. Some [[instruction set|instruction]]s only operate on a subset of these registers. The concatenated [[register file]], [[input/output]] file and data memory make up a unified [[address space]] accessed through load/store operations. Unlike the [[PIC microcontroller|PIC]], the [[stack (computing)|stack]] is located in this unified memory space and isn't strictly limited to a fixed size.