Revision as of 19:07, 29 May 2009 edit Frap (talk \| contribs) Extended confirmed users, File movers, Pending changes reviewers, Rollbackers 35,592 edits →Parameters ← Previous edit		Revision as of 22:21, 2 October 2009 edit undo Guy Harris (talk \| contribs) Extended confirmed users 79,943 edits →Description: Instruction set architectures don't have a bus; different implementations of the same ISA can have different numbers of buses and bus widths. Next edit →
Line 27: \| name = Name of architecture, e.g. x86, SPARC, PowerPC, MIPS, ARM \| designer = Designer of the architecture \| bits = Width of ~~bus~~accumulator/general registers/stack top, e.g. 32-bit, 64-bit \| introduced = Year introduced \| version = Version/revision of architecture/ISA

Template:Infobox CPU architecture/doc: Difference between revisions