Content deleted Content added
m Correct standard headers and general fixes, added orphan tag |
No edit summary |
||
Line 1:
{{orphan|date=October 2009}}
'''Random test generators''' (often abbreviated RTG) are a
In a [[Logic simulation|simulation]] / [[testbench]] verification environment, the simulator processes input created by the RTG and coverage monitors may used to verify that the generator is properly testing the design.
|