Content deleted Content added
one IPC had escaped |
m Bringing "External links", "See also" and "Reference" sections in line with the Manual of Style. |
||
Line 3:
In [[x86]] base systems, an IPI synchronizes the cache and [[Memory Management Unit]] (MMU) between processors.
== See
* [[Advanced Programmable Interrupt Controller]]
* [[Interrupt]]
| |||