Content deleted Content added
to do |
m link |
||
Line 1:
[[pl:DRAM]]
'''DRAM''' is a type of [[random access memory]] that stores each [[bit]] of data in a separate [[capacitor]]. As leakage causes the charge on a capacitor to decay, the capacitors must be refreshed periodically by specialised [[refresh logic]].
|