Content deleted Content added
No edit summary |
m Reverted edits by 193.60.223.228 (talk) to last version by Benhoyt |
||
Line 1:
A '''Programmable Interrupt Controller''' ('''PIC''') is a device which allows priority levels to be assigned to its interrupt outputs. When the device has multiple interrupt outputs to assert, it will assert them in the order of their relative priority. Common modes of a PIC include hard priorities, rotating priorities, and cascading priorites. PICs often allow the cascading of their outputs to inputs between each other
== Common features ==
Line 10:
There are a number of common ways of acknowledgeing an interrupt has completed when an EOI is issued. These include specifying which interrupt completed, using an implied interrupt which has completed (usually the highest priority pending in the ISR), and treating interrupt acknowledgement as the EOI.
== Well-known
One of the best known
==See also==
|