Power Processing Element: Difference between revisions

Content deleted Content added
m Repairing links to disambiguation pages - You can help!
m Replace unicode entity nbsp for character [NBSP] (or space) per WP:NBSP + other fixes, replaced: → (2) using AWB (10331)
Line 21:
| l2cache =
| l3cache =
| gpu = [[Xenos (graphics chip)|Xenos]],  in the [[Xenon (processor)#XCGPU|XCGPU]] variant.
| application = [[Video game console|Gaming Console]], [[High Performance Computing|HPC]]
| predecessor =
Line 44:
* 512 KB Unified L2 cache, [[Set-associative#Associativity|8-way set associative]] in the PPE variant.
* Compatible with 64-bit PowerPC ISA v.2.02 ([[POWER4]] and [[PowerPC 970]])
* [[AltiVec]] [[SIMD]]  functionality
 
== Functional units ==