Multiple instruction, multiple data: Difference between revisions

Content deleted Content added
fix display
Line 17:
===Bus-based===
MIMD machines with shared memory have processors which share a common, central memory. In the simplest form, all processors are attached to a bus which connects them to memory.
MeansThis means that every machinesmachine with shared memory shareshares a specific CM, common bus system for all the clients.
 
common bus system for all the clients.
forFor example if we consideredconsider a bus with clients A, B, C connected on one side and P, Q, R connected anotheron the opposite side.,
any clientone withof communicatethe withclients anywill onecommunicate with the helpother by means of the bus interface between them.
 
=== Hierarchical ===