Content deleted Content added
→See also: rm deleted item |
|||
Line 29:
* [[Logic synthesis]]
* [[Logisim]]
* [[List of Verilog simulators]]
* [[Functional verification]]
|
→See also: rm deleted item |
|||
Line 29:
* [[Logic synthesis]]
* [[Logisim]]
* [[List of Verilog simulators]]
* [[Functional verification]]
|