Content deleted Content added
→See also: rm deleted item |
|||
Line 29:
* [[Logic synthesis]]
* [[Logisim]]
* [[Digital Logic Design]]<ref>http://www.digitalcircuitdesign.com</ref>
* [[List of Verilog simulators]]
* [[Functional verification]]
|