Content deleted Content added
Trevayne08 (talk | contribs) Removed advert-like boilerplate. |
m →Multicore Edition: add CPU for Epsilon |
||
Line 60:
* A lightweight kernel internal IPC mechanism called kernel events used to perform asynchronous, cross core transactions in order to avoid the use of fine-granular locking designs, which has a detrimental effect on performance.
The Enea OSE family of RTOS features 3 OSs: ''OSE'' for [[ARM architecture|ARM processors]], [[PowerPC]] and [[MIPS architecture|MIPS]], ''OSE<sub>ck</sub>'' for various DSP's, and ''OSE Epsilon'' for minimal devices, written in pure assembly([[ARM architecture|ARM processors]], [[ColdFire]]) .
== Processor support ==
|