Gate array: Difference between revisions

Content deleted Content added
m cirucit -> circuit
Arpa (talk | contribs)
corrections
Line 1:
'''Gate array''' is an approach to fast design and manufacture of [[integrated circuitASIC]]s. A gate array circuit, also known as an '''Uncommitted Logic Array''' ('''ULA''') is a prefabricated circuit with no particular function in which [[transistor]]s, standard [[logic gate]]s, and other [[active device]]s are placed at regular predefined positions and manufactured on a [[wafer]], usually called '''master slice'''. Creation of a circuit with a specified function is accomplished by adding metal interconnects to the chips on the master slice late in the manufacturing process, allowing the function of the chip to be customised as desired.
 
Gate array master slices mayare beusually prefabricated and stockpiled in large quanititiesquantities regardless of customer orders. The fabrication according to the individual customer specifications may be finished in a fraction ofshorter time compared with thestandard fullycell or full [[custom design]]. The gate array approach avoidsreduces havingthe mask costs since fewer custom masks need to assemblebe theproduced. requiredIn logicaddition frommanufacturing largetest numberstooling oflead discretetime componentsand whichcosts mightare otherwisereduced besince the onlysame othertest costfixtures effectivemay solutionbe used for smallall runsgate andarray prototypesproducts manufactured on the same die size.
 
Drawbacks are somewhat low density and performance than other approaches to [[ASIC]] design. However this style is often a viable approach for low production volumes.
This design style is the easiest for design and fastest for processing of the order. Due to [[mass production]] of the gate array circuit's, it is also considerably cheaper than having a purpose-designed chip fabricated. Drawbacks are low density and performance. However this style is a viable approach for small-batch orders, as well as for [[prototyping]].
 
An evolution of this approach is [[field-programmable gate array]]s.